Mercurial > hg > graal-compiler
annotate src/cpu/sparc/vm/vm_version_sparc.hpp @ 20673:01de5cfa06c1
Added tag hs25.40-b21 for changeset 6bf89bfe8185
author | amurillo |
---|---|
date | Thu, 27 Nov 2014 09:48:34 -0800 |
parents | d635fd1ac81c |
children | 7848fc12602b |
rev | line source |
---|---|
0 | 1 /* |
20313
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
2 * Copyright (c) 1997, 2014, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
643
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
643
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
643
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
1972 | 25 #ifndef CPU_SPARC_VM_VM_VERSION_SPARC_HPP |
26 #define CPU_SPARC_VM_VM_VERSION_SPARC_HPP | |
27 | |
28 #include "runtime/globals_extension.hpp" | |
29 #include "runtime/vm_version.hpp" | |
30 | |
0 | 31 class VM_Version: public Abstract_VM_Version { |
32 protected: | |
33 enum Feature_Flag { | |
3839 | 34 v8_instructions = 0, |
35 hardware_mul32 = 1, | |
36 hardware_div32 = 2, | |
37 hardware_fsmuld = 3, | |
38 hardware_popc = 4, | |
39 v9_instructions = 5, | |
40 vis1_instructions = 6, | |
41 vis2_instructions = 7, | |
42 sun4v_instructions = 8, | |
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1552
diff
changeset
|
43 blk_init_instructions = 9, |
3839 | 44 fmaf_instructions = 10, |
45 fmau_instructions = 11, | |
46 vis3_instructions = 12, | |
6269 | 47 cbcond_instructions = 13, |
48 sparc64_family = 14, | |
49 M_family = 15, | |
50 T_family = 16, | |
17670 | 51 T1_model = 17, |
17683
031b06eac1a9
8031290: Adjust call to getisax() for additional words returned
jmasa
parents:
17670
diff
changeset
|
52 sparc5_instructions = 18, |
20313
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
53 aes_instructions = 19, |
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
54 sha1_instruction = 20, |
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
55 sha256_instruction = 21, |
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
56 sha512_instruction = 22 |
0 | 57 }; |
58 | |
59 enum Feature_Flag_Set { | |
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
60 unknown_m = 0, |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
61 all_features_m = -1, |
0 | 62 |
3839 | 63 v8_instructions_m = 1 << v8_instructions, |
64 hardware_mul32_m = 1 << hardware_mul32, | |
65 hardware_div32_m = 1 << hardware_div32, | |
66 hardware_fsmuld_m = 1 << hardware_fsmuld, | |
67 hardware_popc_m = 1 << hardware_popc, | |
68 v9_instructions_m = 1 << v9_instructions, | |
69 vis1_instructions_m = 1 << vis1_instructions, | |
70 vis2_instructions_m = 1 << vis2_instructions, | |
71 sun4v_m = 1 << sun4v_instructions, | |
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1552
diff
changeset
|
72 blk_init_instructions_m = 1 << blk_init_instructions, |
3839 | 73 fmaf_instructions_m = 1 << fmaf_instructions, |
74 fmau_instructions_m = 1 << fmau_instructions, | |
75 vis3_instructions_m = 1 << vis3_instructions, | |
6269 | 76 cbcond_instructions_m = 1 << cbcond_instructions, |
3839 | 77 sparc64_family_m = 1 << sparc64_family, |
6269 | 78 M_family_m = 1 << M_family, |
3839 | 79 T_family_m = 1 << T_family, |
80 T1_model_m = 1 << T1_model, | |
17683
031b06eac1a9
8031290: Adjust call to getisax() for additional words returned
jmasa
parents:
17670
diff
changeset
|
81 sparc5_instructions_m = 1 << sparc5_instructions, |
17670 | 82 aes_instructions_m = 1 << aes_instructions, |
20313
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
83 sha1_instruction_m = 1 << sha1_instruction, |
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
84 sha256_instruction_m = 1 << sha256_instruction, |
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
85 sha512_instruction_m = 1 << sha512_instruction, |
0 | 86 |
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
87 generic_v8_m = v8_instructions_m | hardware_mul32_m | hardware_div32_m | hardware_fsmuld_m, |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
88 generic_v9_m = generic_v8_m | v9_instructions_m, |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
89 ultra3_m = generic_v9_m | vis1_instructions_m | vis2_instructions_m, |
0 | 90 |
91 // Temporary until we have something more accurate | |
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
92 niagara1_unique_m = sun4v_m, |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
93 niagara1_m = generic_v9_m | niagara1_unique_m |
0 | 94 }; |
95 | |
96 static int _features; | |
97 static const char* _features_str; | |
98 | |
20421
d635fd1ac81c
8056124: Hotspot should use PICL interface to get cacheline size on SPARC
iveresov
parents:
20313
diff
changeset
|
99 static unsigned int _L2_cache_line_size; |
d635fd1ac81c
8056124: Hotspot should use PICL interface to get cacheline size on SPARC
iveresov
parents:
20313
diff
changeset
|
100 static unsigned int L2_cache_line_size() { return _L2_cache_line_size; } |
d635fd1ac81c
8056124: Hotspot should use PICL interface to get cacheline size on SPARC
iveresov
parents:
20313
diff
changeset
|
101 |
0 | 102 static void print_features(); |
103 static int determine_features(); | |
104 static int platform_features(int features); | |
105 | |
2080 | 106 // Returns true if the platform is in the niagara line (T series) |
6269 | 107 static bool is_M_family(int features) { return (features & M_family_m) != 0; } |
2080 | 108 static bool is_T_family(int features) { return (features & T_family_m) != 0; } |
109 static bool is_niagara() { return is_T_family(_features); } | |
13423
eae426d683f6
8029190: VM_Version::determine_features() asserts on Fujitsu Sparc64 CPUs
simonis
parents:
10997
diff
changeset
|
110 #ifdef ASSERT |
eae426d683f6
8029190: VM_Version::determine_features() asserts on Fujitsu Sparc64 CPUs
simonis
parents:
10997
diff
changeset
|
111 static bool is_niagara(int features) { |
eae426d683f6
8029190: VM_Version::determine_features() asserts on Fujitsu Sparc64 CPUs
simonis
parents:
10997
diff
changeset
|
112 // 'sun4v_m' may be defined on both Sun/Oracle Sparc CPUs as well as |
eae426d683f6
8029190: VM_Version::determine_features() asserts on Fujitsu Sparc64 CPUs
simonis
parents:
10997
diff
changeset
|
113 // on Fujitsu Sparc64 CPUs, but only Sun/Oracle Sparcs can be 'niagaras'. |
eae426d683f6
8029190: VM_Version::determine_features() asserts on Fujitsu Sparc64 CPUs
simonis
parents:
10997
diff
changeset
|
114 return (features & sun4v_m) != 0 && (features & sparc64_family_m) == 0; |
eae426d683f6
8029190: VM_Version::determine_features() asserts on Fujitsu Sparc64 CPUs
simonis
parents:
10997
diff
changeset
|
115 } |
eae426d683f6
8029190: VM_Version::determine_features() asserts on Fujitsu Sparc64 CPUs
simonis
parents:
10997
diff
changeset
|
116 #endif |
2080 | 117 |
118 // Returns true if it is niagara1 (T1). | |
119 static bool is_T1_model(int features) { return is_T_family(features) && ((features & T1_model_m) != 0); } | |
0 | 120 |
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
121 static int maximum_niagara1_processor_count() { return 32; } |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
122 |
0 | 123 public: |
124 // Initialization | |
125 static void initialize(); | |
126 | |
127 // Instruction support | |
128 static bool has_v8() { return (_features & v8_instructions_m) != 0; } | |
129 static bool has_v9() { return (_features & v9_instructions_m) != 0; } | |
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
130 static bool has_hardware_mul32() { return (_features & hardware_mul32_m) != 0; } |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
131 static bool has_hardware_div32() { return (_features & hardware_div32_m) != 0; } |
0 | 132 static bool has_hardware_fsmuld() { return (_features & hardware_fsmuld_m) != 0; } |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
641
diff
changeset
|
133 static bool has_hardware_popc() { return (_features & hardware_popc_m) != 0; } |
0 | 134 static bool has_vis1() { return (_features & vis1_instructions_m) != 0; } |
135 static bool has_vis2() { return (_features & vis2_instructions_m) != 0; } | |
2080 | 136 static bool has_vis3() { return (_features & vis3_instructions_m) != 0; } |
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1552
diff
changeset
|
137 static bool has_blk_init() { return (_features & blk_init_instructions_m) != 0; } |
3839 | 138 static bool has_cbcond() { return (_features & cbcond_instructions_m) != 0; } |
17683
031b06eac1a9
8031290: Adjust call to getisax() for additional words returned
jmasa
parents:
17670
diff
changeset
|
139 static bool has_sparc5_instr() { return (_features & sparc5_instructions_m) != 0; } |
17670 | 140 static bool has_aes() { return (_features & aes_instructions_m) != 0; } |
20313
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
141 static bool has_sha1() { return (_features & sha1_instruction_m) != 0; } |
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
142 static bool has_sha256() { return (_features & sha256_instruction_m) != 0; } |
b20a35eae442
8035968: Leverage CPU Instructions to Improve SHA Performance on SPARC
kvn
parents:
17683
diff
changeset
|
143 static bool has_sha512() { return (_features & sha512_instruction_m) != 0; } |
0 | 144 |
145 static bool supports_compare_and_exchange() | |
146 { return has_v9(); } | |
147 | |
2080 | 148 // Returns true if the platform is in the niagara line (T series) |
149 // and newer than the niagara1. | |
150 static bool is_niagara_plus() { return is_T_family(_features) && !is_T1_model(_features); } | |
6797
3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
twisti
parents:
6269
diff
changeset
|
151 |
3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
twisti
parents:
6269
diff
changeset
|
152 static bool is_M_series() { return is_M_family(_features); } |
3854 | 153 static bool is_T4() { return is_T_family(_features) && has_cbcond(); } |
17683
031b06eac1a9
8031290: Adjust call to getisax() for additional words returned
jmasa
parents:
17670
diff
changeset
|
154 static bool is_T7() { return is_T_family(_features) && has_sparc5_instr(); } |
3839 | 155 |
2080 | 156 // Fujitsu SPARC64 |
157 static bool is_sparc64() { return (_features & sparc64_family_m) != 0; } | |
0 | 158 |
3839 | 159 static bool is_sun4v() { return (_features & sun4v_m) != 0; } |
160 static bool is_ultra3() { return (_features & ultra3_m) == ultra3_m && !is_sun4v() && !is_sparc64(); } | |
161 | |
2080 | 162 static bool has_fast_fxtof() { return is_niagara() || is_sparc64() || has_v9() && !is_ultra3(); } |
163 static bool has_fast_idiv() { return is_niagara_plus() || is_sparc64(); } | |
3854 | 164 |
3839 | 165 // T4 and newer Sparc have fast RDPC instruction. |
3854 | 166 static bool has_fast_rdpc() { return is_T4(); } |
167 | |
3892 | 168 // On T4 and newer Sparc BIS to the beginning of cache line always zeros it. |
169 static bool has_block_zeroing() { return has_blk_init() && is_T4(); } | |
0 | 170 |
171 static const char* cpu_features() { return _features_str; } | |
172 | |
20421
d635fd1ac81c
8056124: Hotspot should use PICL interface to get cacheline size on SPARC
iveresov
parents:
20313
diff
changeset
|
173 // default prefetch block size on sparc |
d635fd1ac81c
8056124: Hotspot should use PICL interface to get cacheline size on SPARC
iveresov
parents:
20313
diff
changeset
|
174 static intx prefetch_data_size() { return L2_cache_line_size(); } |
0 | 175 |
176 // Prefetch | |
177 static intx prefetch_copy_interval_in_bytes() { | |
178 intx interval = PrefetchCopyIntervalInBytes; | |
179 return interval >= 0 ? interval : (has_v9() ? 512 : 0); | |
180 } | |
181 static intx prefetch_scan_interval_in_bytes() { | |
182 intx interval = PrefetchScanIntervalInBytes; | |
183 return interval >= 0 ? interval : (has_v9() ? 512 : 0); | |
184 } | |
185 static intx prefetch_fields_ahead() { | |
186 intx count = PrefetchFieldsAhead; | |
187 return count >= 0 ? count : (is_ultra3() ? 1 : 0); | |
188 } | |
189 | |
190 static intx allocate_prefetch_distance() { | |
191 // This method should be called before allocate_prefetch_style(). | |
192 intx count = AllocatePrefetchDistance; | |
193 if (count < 0) { // default is not defined ? | |
194 count = 512; | |
195 } | |
196 return count; | |
197 } | |
198 static intx allocate_prefetch_style() { | |
199 assert(AllocatePrefetchStyle >= 0, "AllocatePrefetchStyle should be positive"); | |
200 // Return 0 if AllocatePrefetchDistance was not defined. | |
201 return AllocatePrefetchDistance > 0 ? AllocatePrefetchStyle : 0; | |
202 } | |
203 | |
204 // Assembler testing | |
205 static void allow_all(); | |
206 static void revert(); | |
207 | |
208 // Override the Abstract_VM_Version implementation. | |
209 static uint page_size_count() { return is_sun4v() ? 4 : 2; } | |
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
210 |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
211 // Calculates the number of parallel threads |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
212 static unsigned int calc_parallel_worker_threads(); |
0 | 213 }; |
1972 | 214 |
215 #endif // CPU_SPARC_VM_VM_VERSION_SPARC_HPP |