annotate src/cpu/sparc/vm/c1_LinearScan_sparc.hpp @ 9790:6b515c453646

CompilationTask: print exception of compilation also when we don't exit the VM for example, this is useful for CTW, in order to see on which methods the compiler bails out
author Bernhard Urban <bernhard.urban@jku.at>
date Wed, 22 May 2013 16:28:12 +0200
parents b9a9ed0f8eeb
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
6842
b9a9ed0f8eeb 7197424: update copyright year to match last edit in jdk8 hotspot repository
mikael
parents: 6744
diff changeset
2 * Copyright (c) 2005, 2012, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1851
diff changeset
25 #ifndef CPU_SPARC_VM_C1_LINEARSCAN_SPARC_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1851
diff changeset
26 #define CPU_SPARC_VM_C1_LINEARSCAN_SPARC_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1851
diff changeset
27
0
a61af66fc99e Initial load
duke
parents:
diff changeset
28 inline bool LinearScan::is_processed_reg_num(int reg_num) {
a61af66fc99e Initial load
duke
parents:
diff changeset
29 return reg_num < 26 || reg_num > 31;
a61af66fc99e Initial load
duke
parents:
diff changeset
30 }
a61af66fc99e Initial load
duke
parents:
diff changeset
31
a61af66fc99e Initial load
duke
parents:
diff changeset
32 inline int LinearScan::num_physical_regs(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
33 // Sparc requires two cpu registers for long
a61af66fc99e Initial load
duke
parents:
diff changeset
34 // and two cpu registers for double
a61af66fc99e Initial load
duke
parents:
diff changeset
35 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
36 if (type == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
37 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
38 if (type == T_DOUBLE || type == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
39 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
40 return 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
41 }
a61af66fc99e Initial load
duke
parents:
diff changeset
42 return 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
43 }
a61af66fc99e Initial load
duke
parents:
diff changeset
44
a61af66fc99e Initial load
duke
parents:
diff changeset
45
a61af66fc99e Initial load
duke
parents:
diff changeset
46 inline bool LinearScan::requires_adjacent_regs(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
47 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
48 return type == T_DOUBLE;
a61af66fc99e Initial load
duke
parents:
diff changeset
49 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
50 return type == T_DOUBLE || type == T_LONG;
a61af66fc99e Initial load
duke
parents:
diff changeset
51 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
52 }
a61af66fc99e Initial load
duke
parents:
diff changeset
53
a61af66fc99e Initial load
duke
parents:
diff changeset
54 inline bool LinearScan::is_caller_save(int assigned_reg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
55 return assigned_reg > pd_last_callee_saved_reg && assigned_reg <= pd_last_fpu_reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
56 }
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58
a61af66fc99e Initial load
duke
parents:
diff changeset
59 inline void LinearScan::pd_add_temps(LIR_Op* op) {
a61af66fc99e Initial load
duke
parents:
diff changeset
60 // No special case behaviours yet
a61af66fc99e Initial load
duke
parents:
diff changeset
61 }
a61af66fc99e Initial load
duke
parents:
diff changeset
62
a61af66fc99e Initial load
duke
parents:
diff changeset
63
a61af66fc99e Initial load
duke
parents:
diff changeset
64 inline bool LinearScanWalker::pd_init_regs_for_alloc(Interval* cur) {
a61af66fc99e Initial load
duke
parents:
diff changeset
65 if (allocator()->gen()->is_vreg_flag_set(cur->reg_num(), LIRGenerator::callee_saved)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
66 assert(cur->type() != T_FLOAT && cur->type() != T_DOUBLE, "cpu regs only");
a61af66fc99e Initial load
duke
parents:
diff changeset
67 _first_reg = pd_first_callee_saved_reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
68 _last_reg = pd_last_callee_saved_reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
69 return true;
6744
7edbe32b9802 7198074: NPG: assert(((Metadata*)obj)->is_valid()) failed: obj is valid
roland
parents: 1972
diff changeset
70 } else if (cur->type() == T_INT || cur->type() == T_LONG || cur->type() == T_OBJECT || cur->type() == T_ADDRESS || cur->type() == T_METADATA) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
71 _first_reg = pd_first_cpu_reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
72 _last_reg = pd_last_allocatable_cpu_reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
73 return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
74 }
a61af66fc99e Initial load
duke
parents:
diff changeset
75 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
76 }
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1851
diff changeset
77
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1851
diff changeset
78 #endif // CPU_SPARC_VM_C1_LINEARSCAN_SPARC_HPP