Mercurial > hg > graal-compiler
annotate src/share/vm/c1/c1_LIRAssembler.cpp @ 6275:957c266d8bc5
Merge with http://hg.openjdk.java.net/hsx/hsx24/hotspot/
| author | Doug Simon <doug.simon@oracle.com> |
|---|---|
| date | Tue, 21 Aug 2012 10:39:19 +0200 |
| parents | 33df1aeaebbf 6759698e3140 |
| children | c38f13903fdf |
| rev | line source |
|---|---|
| 0 | 1 /* |
|
2426
1d1603768966
7010070: Update all 2010 Oracle-changed OpenJDK files to have the proper copyright dates - second pass
trims
parents:
2192
diff
changeset
|
2 * Copyright (c) 2000, 2011, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 * | |
| 5 * This code is free software; you can redistribute it and/or modify it | |
| 6 * under the terms of the GNU General Public License version 2 only, as | |
| 7 * published by the Free Software Foundation. | |
| 8 * | |
| 9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 * version 2 for more details (a copy is included in the LICENSE file that | |
| 13 * accompanied this code). | |
| 14 * | |
| 15 * You should have received a copy of the GNU General Public License version | |
| 16 * 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 * | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
21 * questions. |
| 0 | 22 * |
| 23 */ | |
| 24 | |
| 1972 | 25 #include "precompiled.hpp" |
| 26 #include "c1/c1_Compilation.hpp" | |
| 27 #include "c1/c1_Instruction.hpp" | |
| 28 #include "c1/c1_InstructionPrinter.hpp" | |
| 29 #include "c1/c1_LIRAssembler.hpp" | |
| 30 #include "c1/c1_MacroAssembler.hpp" | |
| 31 #include "c1/c1_ValueStack.hpp" | |
| 32 #include "ci/ciInstance.hpp" | |
| 33 #ifdef TARGET_ARCH_x86 | |
| 34 # include "nativeInst_x86.hpp" | |
| 35 # include "vmreg_x86.inline.hpp" | |
| 36 #endif | |
| 37 #ifdef TARGET_ARCH_sparc | |
| 38 # include "nativeInst_sparc.hpp" | |
| 39 # include "vmreg_sparc.inline.hpp" | |
| 40 #endif | |
| 41 #ifdef TARGET_ARCH_zero | |
| 42 # include "nativeInst_zero.hpp" | |
| 43 # include "vmreg_zero.inline.hpp" | |
| 44 #endif | |
|
2192
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
45 #ifdef TARGET_ARCH_arm |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
46 # include "nativeInst_arm.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
47 # include "vmreg_arm.inline.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
48 #endif |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
49 #ifdef TARGET_ARCH_ppc |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
50 # include "nativeInst_ppc.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
51 # include "vmreg_ppc.inline.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
52 #endif |
| 0 | 53 |
| 54 | |
| 55 void LIR_Assembler::patching_epilog(PatchingStub* patch, LIR_PatchCode patch_code, Register obj, CodeEmitInfo* info) { | |
| 56 // we must have enough patching space so that call can be inserted | |
| 57 while ((intx) _masm->pc() - (intx) patch->pc_start() < NativeCall::instruction_size) { | |
| 58 _masm->nop(); | |
| 59 } | |
| 60 patch->install(_masm, patch_code, obj, info); | |
| 61 append_patching_stub(patch); | |
| 62 | |
| 63 #ifdef ASSERT | |
| 1819 | 64 Bytecodes::Code code = info->scope()->method()->java_code_at_bci(info->stack()->bci()); |
| 0 | 65 if (patch->id() == PatchingStub::access_field_id) { |
| 66 switch (code) { | |
| 67 case Bytecodes::_putstatic: | |
| 68 case Bytecodes::_getstatic: | |
| 69 case Bytecodes::_putfield: | |
| 70 case Bytecodes::_getfield: | |
| 71 break; | |
| 72 default: | |
| 73 ShouldNotReachHere(); | |
| 74 } | |
| 75 } else if (patch->id() == PatchingStub::load_klass_id) { | |
| 76 switch (code) { | |
| 77 case Bytecodes::_putstatic: | |
| 78 case Bytecodes::_getstatic: | |
| 79 case Bytecodes::_new: | |
| 80 case Bytecodes::_anewarray: | |
| 81 case Bytecodes::_multianewarray: | |
| 82 case Bytecodes::_instanceof: | |
| 83 case Bytecodes::_checkcast: | |
| 84 case Bytecodes::_ldc: | |
| 85 case Bytecodes::_ldc_w: | |
| 86 break; | |
| 87 default: | |
| 88 ShouldNotReachHere(); | |
| 89 } | |
| 90 } else { | |
| 91 ShouldNotReachHere(); | |
| 92 } | |
| 93 #endif | |
| 94 } | |
| 95 | |
| 96 | |
| 97 //--------------------------------------------------------------- | |
| 98 | |
| 99 | |
| 100 LIR_Assembler::LIR_Assembler(Compilation* c): | |
| 101 _compilation(c) | |
| 102 , _masm(c->masm()) | |
| 342 | 103 , _bs(Universe::heap()->barrier_set()) |
| 0 | 104 , _frame_map(c->frame_map()) |
| 105 , _current_block(NULL) | |
| 106 , _pending_non_safepoint(NULL) | |
| 107 , _pending_non_safepoint_offset(0) | |
| 108 { | |
| 109 _slow_case_stubs = new CodeStubList(); | |
| 110 } | |
| 111 | |
| 112 | |
| 113 LIR_Assembler::~LIR_Assembler() { | |
| 114 } | |
| 115 | |
| 116 | |
| 117 void LIR_Assembler::append_patching_stub(PatchingStub* stub) { | |
| 118 _slow_case_stubs->append(stub); | |
| 119 } | |
| 120 | |
| 121 | |
| 122 void LIR_Assembler::check_codespace() { | |
| 123 CodeSection* cs = _masm->code_section(); | |
|
3896
b346f13112d8
7085279: C1 overflows code buffer with VerifyOops and CompressedOops
iveresov
parents:
2468
diff
changeset
|
124 if (cs->remaining() < (int)(NOT_LP64(1*K)LP64_ONLY(2*K))) { |
| 0 | 125 BAILOUT("CodeBuffer overflow"); |
| 126 } | |
| 127 } | |
| 128 | |
| 129 | |
| 130 void LIR_Assembler::emit_code_stub(CodeStub* stub) { | |
| 131 _slow_case_stubs->append(stub); | |
| 132 } | |
| 133 | |
| 134 void LIR_Assembler::emit_stubs(CodeStubList* stub_list) { | |
| 135 for (int m = 0; m < stub_list->length(); m++) { | |
| 136 CodeStub* s = (*stub_list)[m]; | |
| 137 | |
| 138 check_codespace(); | |
| 139 CHECK_BAILOUT(); | |
| 140 | |
| 141 #ifndef PRODUCT | |
| 142 if (CommentedAssembly) { | |
| 143 stringStream st; | |
| 144 s->print_name(&st); | |
| 145 st.print(" slow case"); | |
| 146 _masm->block_comment(st.as_string()); | |
| 147 } | |
| 148 #endif | |
| 149 s->emit_code(this); | |
| 150 #ifdef ASSERT | |
| 151 s->assert_no_unbound_labels(); | |
| 152 #endif | |
| 153 } | |
| 154 } | |
| 155 | |
| 156 | |
| 157 void LIR_Assembler::emit_slow_case_stubs() { | |
| 158 emit_stubs(_slow_case_stubs); | |
| 159 } | |
| 160 | |
| 161 | |
| 162 bool LIR_Assembler::needs_icache(ciMethod* method) const { | |
| 163 return !method->is_static(); | |
| 164 } | |
| 165 | |
| 166 | |
| 167 int LIR_Assembler::code_offset() const { | |
| 168 return _masm->offset(); | |
| 169 } | |
| 170 | |
| 171 | |
| 172 address LIR_Assembler::pc() const { | |
| 173 return _masm->pc(); | |
| 174 } | |
| 175 | |
| 176 | |
| 177 void LIR_Assembler::emit_exception_entries(ExceptionInfoList* info_list) { | |
| 178 for (int i = 0; i < info_list->length(); i++) { | |
| 179 XHandlers* handlers = info_list->at(i)->exception_handlers(); | |
| 180 | |
| 181 for (int j = 0; j < handlers->length(); j++) { | |
| 182 XHandler* handler = handlers->handler_at(j); | |
| 183 assert(handler->lir_op_id() != -1, "handler not processed by LinearScan"); | |
| 184 assert(handler->entry_code() == NULL || | |
| 185 handler->entry_code()->instructions_list()->last()->code() == lir_branch || | |
| 186 handler->entry_code()->instructions_list()->last()->code() == lir_delay_slot, "last operation must be branch"); | |
| 187 | |
| 188 if (handler->entry_pco() == -1) { | |
| 189 // entry code not emitted yet | |
| 190 if (handler->entry_code() != NULL && handler->entry_code()->instructions_list()->length() > 1) { | |
| 191 handler->set_entry_pco(code_offset()); | |
| 192 if (CommentedAssembly) { | |
| 193 _masm->block_comment("Exception adapter block"); | |
| 194 } | |
| 195 emit_lir_list(handler->entry_code()); | |
| 196 } else { | |
| 197 handler->set_entry_pco(handler->entry_block()->exception_handler_pco()); | |
| 198 } | |
| 199 | |
| 200 assert(handler->entry_pco() != -1, "must be set now"); | |
| 201 } | |
| 202 } | |
| 203 } | |
| 204 } | |
| 205 | |
| 206 | |
| 207 void LIR_Assembler::emit_code(BlockList* hir) { | |
| 208 if (PrintLIR) { | |
| 209 print_LIR(hir); | |
| 210 } | |
| 211 | |
| 212 int n = hir->length(); | |
| 213 for (int i = 0; i < n; i++) { | |
| 214 emit_block(hir->at(i)); | |
| 215 CHECK_BAILOUT(); | |
| 216 } | |
| 217 | |
| 218 flush_debug_info(code_offset()); | |
| 219 | |
| 220 DEBUG_ONLY(check_no_unbound_labels()); | |
| 221 } | |
| 222 | |
| 223 | |
| 224 void LIR_Assembler::emit_block(BlockBegin* block) { | |
| 225 if (block->is_set(BlockBegin::backward_branch_target_flag)) { | |
| 226 align_backward_branch_target(); | |
| 227 } | |
| 228 | |
| 229 // if this block is the start of an exception handler, record the | |
| 230 // PC offset of the first instruction for later construction of | |
| 231 // the ExceptionHandlerTable | |
| 232 if (block->is_set(BlockBegin::exception_entry_flag)) { | |
| 233 block->set_exception_handler_pco(code_offset()); | |
| 234 } | |
| 235 | |
| 236 #ifndef PRODUCT | |
| 237 if (PrintLIRWithAssembly) { | |
| 238 // don't print Phi's | |
| 239 InstructionPrinter ip(false); | |
| 240 block->print(ip); | |
| 241 } | |
| 242 #endif /* PRODUCT */ | |
| 243 | |
| 244 assert(block->lir() != NULL, "must have LIR"); | |
| 304 | 245 X86_ONLY(assert(_masm->rsp_offset() == 0, "frame size should be fixed")); |
| 0 | 246 |
| 247 #ifndef PRODUCT | |
| 248 if (CommentedAssembly) { | |
| 249 stringStream st; | |
| 1819 | 250 st.print_cr(" block B%d [%d, %d]", block->block_id(), block->bci(), block->end()->printable_bci()); |
| 0 | 251 _masm->block_comment(st.as_string()); |
| 252 } | |
| 253 #endif | |
| 254 | |
| 255 emit_lir_list(block->lir()); | |
| 256 | |
| 304 | 257 X86_ONLY(assert(_masm->rsp_offset() == 0, "frame size should be fixed")); |
| 0 | 258 } |
| 259 | |
| 260 | |
| 261 void LIR_Assembler::emit_lir_list(LIR_List* list) { | |
| 262 peephole(list); | |
| 263 | |
| 264 int n = list->length(); | |
| 265 for (int i = 0; i < n; i++) { | |
| 266 LIR_Op* op = list->at(i); | |
| 267 | |
| 268 check_codespace(); | |
| 269 CHECK_BAILOUT(); | |
| 270 | |
| 271 #ifndef PRODUCT | |
| 272 if (CommentedAssembly) { | |
| 273 // Don't record out every op since that's too verbose. Print | |
| 274 // branches since they include block and stub names. Also print | |
| 275 // patching moves since they generate funny looking code. | |
| 276 if (op->code() == lir_branch || | |
| 277 (op->code() == lir_move && op->as_Op1()->patch_code() != lir_patch_none)) { | |
| 278 stringStream st; | |
| 279 op->print_on(&st); | |
| 280 _masm->block_comment(st.as_string()); | |
| 281 } | |
| 282 } | |
| 283 if (PrintLIRWithAssembly) { | |
| 284 // print out the LIR operation followed by the resulting assembly | |
| 285 list->at(i)->print(); tty->cr(); | |
| 286 } | |
| 287 #endif /* PRODUCT */ | |
| 288 | |
| 289 op->emit_code(this); | |
| 290 | |
| 291 if (compilation()->debug_info_recorder()->recording_non_safepoints()) { | |
| 292 process_debug_info(op); | |
| 293 } | |
| 294 | |
| 295 #ifndef PRODUCT | |
| 296 if (PrintLIRWithAssembly) { | |
| 297 _masm->code()->decode(); | |
| 298 } | |
| 299 #endif /* PRODUCT */ | |
| 300 } | |
| 301 } | |
| 302 | |
| 303 #ifdef ASSERT | |
| 304 void LIR_Assembler::check_no_unbound_labels() { | |
| 305 CHECK_BAILOUT(); | |
| 306 | |
| 307 for (int i = 0; i < _branch_target_blocks.length() - 1; i++) { | |
| 308 if (!_branch_target_blocks.at(i)->label()->is_bound()) { | |
| 309 tty->print_cr("label of block B%d is not bound", _branch_target_blocks.at(i)->block_id()); | |
| 310 assert(false, "unbound label"); | |
| 311 } | |
| 312 } | |
| 313 } | |
| 314 #endif | |
| 315 | |
| 316 //----------------------------------debug info-------------------------------- | |
| 317 | |
| 318 | |
| 319 void LIR_Assembler::add_debug_info_for_branch(CodeEmitInfo* info) { | |
| 320 _masm->code_section()->relocate(pc(), relocInfo::poll_type); | |
| 321 int pc_offset = code_offset(); | |
| 322 flush_debug_info(pc_offset); | |
| 323 info->record_debug_info(compilation()->debug_info_recorder(), pc_offset); | |
| 324 if (info->exception_handlers() != NULL) { | |
| 325 compilation()->add_exception_handlers_for_pco(pc_offset, info->exception_handlers()); | |
| 326 } | |
| 327 } | |
| 328 | |
| 329 | |
| 1564 | 330 void LIR_Assembler::add_call_info(int pc_offset, CodeEmitInfo* cinfo) { |
| 0 | 331 flush_debug_info(pc_offset); |
| 1564 | 332 cinfo->record_debug_info(compilation()->debug_info_recorder(), pc_offset); |
| 0 | 333 if (cinfo->exception_handlers() != NULL) { |
| 334 compilation()->add_exception_handlers_for_pco(pc_offset, cinfo->exception_handlers()); | |
| 335 } | |
| 336 } | |
| 337 | |
| 338 static ValueStack* debug_info(Instruction* ins) { | |
| 339 StateSplit* ss = ins->as_StateSplit(); | |
| 340 if (ss != NULL) return ss->state(); | |
| 1819 | 341 return ins->state_before(); |
| 0 | 342 } |
| 343 | |
| 344 void LIR_Assembler::process_debug_info(LIR_Op* op) { | |
| 345 Instruction* src = op->source(); | |
| 346 if (src == NULL) return; | |
| 347 int pc_offset = code_offset(); | |
| 348 if (_pending_non_safepoint == src) { | |
| 349 _pending_non_safepoint_offset = pc_offset; | |
| 350 return; | |
| 351 } | |
| 352 ValueStack* vstack = debug_info(src); | |
| 353 if (vstack == NULL) return; | |
| 354 if (_pending_non_safepoint != NULL) { | |
| 355 // Got some old debug info. Get rid of it. | |
| 1819 | 356 if (debug_info(_pending_non_safepoint) == vstack) { |
| 0 | 357 _pending_non_safepoint_offset = pc_offset; |
| 358 return; | |
| 359 } | |
| 360 if (_pending_non_safepoint_offset < pc_offset) { | |
| 361 record_non_safepoint_debug_info(); | |
| 362 } | |
| 363 _pending_non_safepoint = NULL; | |
| 364 } | |
| 365 // Remember the debug info. | |
| 366 if (pc_offset > compilation()->debug_info_recorder()->last_pc_offset()) { | |
| 367 _pending_non_safepoint = src; | |
| 368 _pending_non_safepoint_offset = pc_offset; | |
| 369 } | |
| 370 } | |
| 371 | |
| 372 // Index caller states in s, where 0 is the oldest, 1 its callee, etc. | |
| 373 // Return NULL if n is too large. | |
| 374 // Returns the caller_bci for the next-younger state, also. | |
| 375 static ValueStack* nth_oldest(ValueStack* s, int n, int& bci_result) { | |
| 376 ValueStack* t = s; | |
| 377 for (int i = 0; i < n; i++) { | |
| 378 if (t == NULL) break; | |
| 379 t = t->caller_state(); | |
| 380 } | |
| 381 if (t == NULL) return NULL; | |
| 382 for (;;) { | |
| 383 ValueStack* tc = t->caller_state(); | |
| 384 if (tc == NULL) return s; | |
| 385 t = tc; | |
| 1819 | 386 bci_result = tc->bci(); |
| 0 | 387 s = s->caller_state(); |
| 388 } | |
| 389 } | |
| 390 | |
| 391 void LIR_Assembler::record_non_safepoint_debug_info() { | |
| 392 int pc_offset = _pending_non_safepoint_offset; | |
| 393 ValueStack* vstack = debug_info(_pending_non_safepoint); | |
| 1819 | 394 int bci = vstack->bci(); |
| 0 | 395 |
| 396 DebugInformationRecorder* debug_info = compilation()->debug_info_recorder(); | |
| 397 assert(debug_info->recording_non_safepoints(), "sanity"); | |
| 398 | |
| 399 debug_info->add_non_safepoint(pc_offset); | |
| 400 | |
| 401 // Visit scopes from oldest to youngest. | |
| 402 for (int n = 0; ; n++) { | |
| 403 int s_bci = bci; | |
| 404 ValueStack* s = nth_oldest(vstack, n, s_bci); | |
| 405 if (s == NULL) break; | |
| 406 IRScope* scope = s->scope(); | |
|
900
9987d9d5eb0e
6833129: specjvm98 fails with NullPointerException in the compiler with -XX:DeoptimizeALot
cfang
parents:
380
diff
changeset
|
407 //Always pass false for reexecute since these ScopeDescs are never used for deopt |
|
4583
597bc897257d
Made DebugInformationRecorder::describe_scope() take both a methodHandle _and_ a ciMethod* parameter to avoid creating handles in scopes where it is not allowed.
Doug Simon <doug.simon@oracle.com>
parents:
4578
diff
changeset
|
408 methodHandle null_mh; |
|
597bc897257d
Made DebugInformationRecorder::describe_scope() take both a methodHandle _and_ a ciMethod* parameter to avoid creating handles in scopes where it is not allowed.
Doug Simon <doug.simon@oracle.com>
parents:
4578
diff
changeset
|
409 debug_info->describe_scope(pc_offset, null_mh, scope->method(), s->bci(), false/*reexecute*/); |
| 0 | 410 } |
| 411 | |
| 412 debug_info->end_non_safepoint(pc_offset); | |
| 413 } | |
| 414 | |
| 415 | |
| 416 void LIR_Assembler::add_debug_info_for_null_check_here(CodeEmitInfo* cinfo) { | |
| 417 add_debug_info_for_null_check(code_offset(), cinfo); | |
| 418 } | |
| 419 | |
| 420 void LIR_Assembler::add_debug_info_for_null_check(int pc_offset, CodeEmitInfo* cinfo) { | |
| 421 ImplicitNullCheckStub* stub = new ImplicitNullCheckStub(pc_offset, cinfo); | |
| 422 emit_code_stub(stub); | |
| 423 } | |
| 424 | |
| 425 void LIR_Assembler::add_debug_info_for_div0_here(CodeEmitInfo* info) { | |
| 426 add_debug_info_for_div0(code_offset(), info); | |
| 427 } | |
| 428 | |
| 429 void LIR_Assembler::add_debug_info_for_div0(int pc_offset, CodeEmitInfo* cinfo) { | |
| 430 DivByZeroStub* stub = new DivByZeroStub(pc_offset, cinfo); | |
| 431 emit_code_stub(stub); | |
| 432 } | |
| 433 | |
| 434 void LIR_Assembler::emit_rtcall(LIR_OpRTCall* op) { | |
| 435 rt_call(op->result_opr(), op->addr(), op->arguments(), op->tmp(), op->info()); | |
| 436 } | |
| 437 | |
| 438 | |
| 439 void LIR_Assembler::emit_call(LIR_OpJavaCall* op) { | |
| 440 verify_oop_map(op->info()); | |
| 441 | |
| 442 if (os::is_MP()) { | |
| 443 // must align calls sites, otherwise they can't be updated atomically on MP hardware | |
| 444 align_call(op->code()); | |
| 445 } | |
| 446 | |
| 447 // emit the static call stub stuff out of line | |
| 448 emit_static_call_stub(); | |
| 449 | |
| 450 switch (op->code()) { | |
| 451 case lir_static_call: | |
| 1295 | 452 call(op, relocInfo::static_call_type); |
| 0 | 453 break; |
| 454 case lir_optvirtual_call: | |
| 1295 | 455 case lir_dynamic_call: |
| 456 call(op, relocInfo::opt_virtual_call_type); | |
| 0 | 457 break; |
| 458 case lir_icvirtual_call: | |
| 1295 | 459 ic_call(op); |
| 0 | 460 break; |
| 461 case lir_virtual_call: | |
| 1295 | 462 vtable_call(op); |
| 0 | 463 break; |
| 464 default: ShouldNotReachHere(); | |
| 465 } | |
| 1295 | 466 |
|
1691
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
467 // JSR 292 |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
468 // Record if this method has MethodHandle invokes. |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
469 if (op->is_method_handle_invoke()) { |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
470 compilation()->set_has_method_handle_invokes(true); |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
471 } |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
472 |
| 304 | 473 #if defined(X86) && defined(TIERED) |
| 0 | 474 // C2 leave fpu stack dirty clean it |
| 475 if (UseSSE < 2) { | |
| 476 int i; | |
| 477 for ( i = 1; i <= 7 ; i++ ) { | |
| 478 ffree(i); | |
| 479 } | |
| 480 if (!op->result_opr()->is_float_kind()) { | |
| 481 ffree(0); | |
| 482 } | |
| 483 } | |
| 304 | 484 #endif // X86 && TIERED |
| 0 | 485 } |
| 486 | |
| 487 | |
| 488 void LIR_Assembler::emit_opLabel(LIR_OpLabel* op) { | |
| 489 _masm->bind (*(op->label())); | |
| 490 } | |
| 491 | |
| 492 | |
| 493 void LIR_Assembler::emit_op1(LIR_Op1* op) { | |
| 494 switch (op->code()) { | |
| 495 case lir_move: | |
| 496 if (op->move_kind() == lir_move_volatile) { | |
| 497 assert(op->patch_code() == lir_patch_none, "can't patch volatiles"); | |
| 498 volatile_move_op(op->in_opr(), op->result_opr(), op->type(), op->info()); | |
| 499 } else { | |
| 500 move_op(op->in_opr(), op->result_opr(), op->type(), | |
| 2002 | 501 op->patch_code(), op->info(), op->pop_fpu_stack(), |
| 502 op->move_kind() == lir_move_unaligned, | |
| 503 op->move_kind() == lir_move_wide); | |
| 0 | 504 } |
| 505 break; | |
| 506 | |
| 507 case lir_prefetchr: | |
| 508 prefetchr(op->in_opr()); | |
| 509 break; | |
| 510 | |
| 511 case lir_prefetchw: | |
| 512 prefetchw(op->in_opr()); | |
| 513 break; | |
| 514 | |
| 515 case lir_roundfp: { | |
| 516 LIR_OpRoundFP* round_op = op->as_OpRoundFP(); | |
| 517 roundfp_op(round_op->in_opr(), round_op->tmp(), round_op->result_opr(), round_op->pop_fpu_stack()); | |
| 518 break; | |
| 519 } | |
| 520 | |
| 521 case lir_return: | |
| 522 return_op(op->in_opr()); | |
| 523 break; | |
| 524 | |
| 525 case lir_safepoint: | |
| 526 if (compilation()->debug_info_recorder()->last_pc_offset() == code_offset()) { | |
| 527 _masm->nop(); | |
| 528 } | |
| 529 safepoint_poll(op->in_opr(), op->info()); | |
| 530 break; | |
| 531 | |
| 532 case lir_fxch: | |
| 533 fxch(op->in_opr()->as_jint()); | |
| 534 break; | |
| 535 | |
| 536 case lir_fld: | |
| 537 fld(op->in_opr()->as_jint()); | |
| 538 break; | |
| 539 | |
| 540 case lir_ffree: | |
| 541 ffree(op->in_opr()->as_jint()); | |
| 542 break; | |
| 543 | |
| 544 case lir_branch: | |
| 545 break; | |
| 546 | |
| 547 case lir_push: | |
| 548 push(op->in_opr()); | |
| 549 break; | |
| 550 | |
| 551 case lir_pop: | |
| 552 pop(op->in_opr()); | |
| 553 break; | |
| 554 | |
| 555 case lir_neg: | |
| 556 negate(op->in_opr(), op->result_opr()); | |
| 557 break; | |
| 558 | |
| 559 case lir_leal: | |
| 560 leal(op->in_opr(), op->result_opr()); | |
| 561 break; | |
| 562 | |
| 563 case lir_null_check: | |
| 564 if (GenerateCompilerNullChecks) { | |
| 565 add_debug_info_for_null_check_here(op->info()); | |
| 566 | |
| 567 if (op->in_opr()->is_single_cpu()) { | |
| 568 _masm->null_check(op->in_opr()->as_register()); | |
| 569 } else { | |
| 570 Unimplemented(); | |
| 571 } | |
| 572 } | |
| 573 break; | |
| 574 | |
| 575 case lir_monaddr: | |
| 576 monitor_address(op->in_opr()->as_constant_ptr()->as_jint(), op->result_opr()); | |
| 577 break; | |
| 578 | |
| 1783 | 579 #ifdef SPARC |
| 580 case lir_pack64: | |
| 581 pack64(op->in_opr(), op->result_opr()); | |
| 582 break; | |
| 583 | |
| 584 case lir_unpack64: | |
| 585 unpack64(op->in_opr(), op->result_opr()); | |
| 586 break; | |
| 587 #endif | |
| 588 | |
|
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
589 case lir_unwind: |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
590 unwind_op(op->in_opr()); |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
591 break; |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
592 |
| 0 | 593 default: |
| 594 Unimplemented(); | |
| 595 break; | |
| 596 } | |
| 597 } | |
| 598 | |
| 599 | |
| 600 void LIR_Assembler::emit_op0(LIR_Op0* op) { | |
| 601 switch (op->code()) { | |
| 602 case lir_word_align: { | |
| 603 while (code_offset() % BytesPerWord != 0) { | |
| 604 _masm->nop(); | |
| 605 } | |
| 606 break; | |
| 607 } | |
| 608 | |
| 609 case lir_nop: | |
| 610 assert(op->info() == NULL, "not supported"); | |
| 611 _masm->nop(); | |
| 612 break; | |
| 613 | |
| 614 case lir_label: | |
| 615 Unimplemented(); | |
| 616 break; | |
| 617 | |
| 618 case lir_build_frame: | |
| 619 build_frame(); | |
| 620 break; | |
| 621 | |
| 622 case lir_std_entry: | |
| 623 // init offsets | |
| 624 offsets()->set_value(CodeOffsets::OSR_Entry, _masm->offset()); | |
| 625 _masm->align(CodeEntryAlignment); | |
| 626 if (needs_icache(compilation()->method())) { | |
| 627 check_icache(); | |
| 628 } | |
| 629 offsets()->set_value(CodeOffsets::Verified_Entry, _masm->offset()); | |
| 630 _masm->verified_entry(); | |
| 631 build_frame(); | |
| 632 offsets()->set_value(CodeOffsets::Frame_Complete, _masm->offset()); | |
| 633 break; | |
| 634 | |
| 635 case lir_osr_entry: | |
| 636 offsets()->set_value(CodeOffsets::OSR_Entry, _masm->offset()); | |
| 637 osr_entry(); | |
| 638 break; | |
| 639 | |
| 640 case lir_24bit_FPU: | |
| 641 set_24bit_FPU(); | |
| 642 break; | |
| 643 | |
| 644 case lir_reset_FPU: | |
| 645 reset_FPU(); | |
| 646 break; | |
| 647 | |
| 648 case lir_breakpoint: | |
| 649 breakpoint(); | |
| 650 break; | |
| 651 | |
| 652 case lir_fpop_raw: | |
| 653 fpop(); | |
| 654 break; | |
| 655 | |
| 656 case lir_membar: | |
| 657 membar(); | |
| 658 break; | |
| 659 | |
| 660 case lir_membar_acquire: | |
| 661 membar_acquire(); | |
| 662 break; | |
| 663 | |
| 664 case lir_membar_release: | |
| 665 membar_release(); | |
| 666 break; | |
| 667 | |
|
4966
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
668 case lir_membar_loadload: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
669 membar_loadload(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
670 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
671 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
672 case lir_membar_storestore: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
673 membar_storestore(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
674 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
675 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
676 case lir_membar_loadstore: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
677 membar_loadstore(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
678 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
679 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
680 case lir_membar_storeload: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
681 membar_storeload(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
682 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
683 |
| 0 | 684 case lir_get_thread: |
| 685 get_thread(op->result_opr()); | |
| 686 break; | |
| 687 | |
| 688 default: | |
| 689 ShouldNotReachHere(); | |
| 690 break; | |
| 691 } | |
| 692 } | |
| 693 | |
| 694 | |
| 695 void LIR_Assembler::emit_op2(LIR_Op2* op) { | |
| 696 switch (op->code()) { | |
| 697 case lir_cmp: | |
| 698 if (op->info() != NULL) { | |
| 699 assert(op->in_opr1()->is_address() || op->in_opr2()->is_address(), | |
| 700 "shouldn't be codeemitinfo for non-address operands"); | |
| 701 add_debug_info_for_null_check_here(op->info()); // exception possible | |
| 702 } | |
| 703 comp_op(op->condition(), op->in_opr1(), op->in_opr2(), op); | |
| 704 break; | |
| 705 | |
| 706 case lir_cmp_l2i: | |
| 707 case lir_cmp_fd2i: | |
| 708 case lir_ucmp_fd2i: | |
| 709 comp_fl2i(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op); | |
| 710 break; | |
| 711 | |
| 712 case lir_cmove: | |
|
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
713 cmove(op->condition(), op->in_opr1(), op->in_opr2(), op->result_opr(), op->type()); |
| 0 | 714 break; |
| 715 | |
| 716 case lir_shl: | |
| 717 case lir_shr: | |
| 718 case lir_ushr: | |
| 719 if (op->in_opr2()->is_constant()) { | |
| 720 shift_op(op->code(), op->in_opr1(), op->in_opr2()->as_constant_ptr()->as_jint(), op->result_opr()); | |
| 721 } else { | |
|
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
722 shift_op(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op->tmp1_opr()); |
| 0 | 723 } |
| 724 break; | |
| 725 | |
| 726 case lir_add: | |
| 727 case lir_sub: | |
| 728 case lir_mul: | |
| 729 case lir_mul_strictfp: | |
| 730 case lir_div: | |
| 731 case lir_div_strictfp: | |
| 732 case lir_rem: | |
| 733 assert(op->fpu_pop_count() < 2, ""); | |
| 734 arith_op( | |
| 735 op->code(), | |
| 736 op->in_opr1(), | |
| 737 op->in_opr2(), | |
| 738 op->result_opr(), | |
| 739 op->info(), | |
| 740 op->fpu_pop_count() == 1); | |
| 741 break; | |
| 742 | |
| 743 case lir_abs: | |
| 744 case lir_sqrt: | |
| 745 case lir_sin: | |
| 746 case lir_tan: | |
| 747 case lir_cos: | |
| 748 case lir_log: | |
| 749 case lir_log10: | |
|
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
750 case lir_exp: |
|
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
751 case lir_pow: |
| 0 | 752 intrinsic_op(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op); |
| 753 break; | |
| 754 | |
| 755 case lir_logic_and: | |
| 756 case lir_logic_or: | |
| 757 case lir_logic_xor: | |
| 758 logic_op( | |
| 759 op->code(), | |
| 760 op->in_opr1(), | |
| 761 op->in_opr2(), | |
| 762 op->result_opr()); | |
| 763 break; | |
| 764 | |
| 765 case lir_throw: | |
|
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
766 throw_op(op->in_opr1(), op->in_opr2(), op->info()); |
| 0 | 767 break; |
| 768 | |
| 769 default: | |
| 770 Unimplemented(); | |
| 771 break; | |
| 772 } | |
| 773 } | |
| 774 | |
| 775 | |
| 776 void LIR_Assembler::build_frame() { | |
| 777 _masm->build_frame(initial_frame_size_in_bytes()); | |
| 778 } | |
| 779 | |
| 780 | |
| 781 void LIR_Assembler::roundfp_op(LIR_Opr src, LIR_Opr tmp, LIR_Opr dest, bool pop_fpu_stack) { | |
| 782 assert((src->is_single_fpu() && dest->is_single_stack()) || | |
| 783 (src->is_double_fpu() && dest->is_double_stack()), | |
| 784 "round_fp: rounds register -> stack location"); | |
| 785 | |
| 786 reg2stack (src, dest, src->type(), pop_fpu_stack); | |
| 787 } | |
| 788 | |
| 789 | |
| 2002 | 790 void LIR_Assembler::move_op(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned, bool wide) { |
| 0 | 791 if (src->is_register()) { |
| 792 if (dest->is_register()) { | |
| 793 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 794 reg2reg(src, dest); | |
| 795 } else if (dest->is_stack()) { | |
| 796 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 797 reg2stack(src, dest, type, pop_fpu_stack); | |
| 798 } else if (dest->is_address()) { | |
| 2002 | 799 reg2mem(src, dest, type, patch_code, info, pop_fpu_stack, wide, unaligned); |
| 0 | 800 } else { |
| 801 ShouldNotReachHere(); | |
| 802 } | |
| 803 | |
| 804 } else if (src->is_stack()) { | |
| 805 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 806 if (dest->is_register()) { | |
| 807 stack2reg(src, dest, type); | |
| 808 } else if (dest->is_stack()) { | |
| 809 stack2stack(src, dest, type); | |
| 810 } else { | |
| 811 ShouldNotReachHere(); | |
| 812 } | |
| 813 | |
| 814 } else if (src->is_constant()) { | |
| 815 if (dest->is_register()) { | |
| 816 const2reg(src, dest, patch_code, info); // patching is possible | |
| 817 } else if (dest->is_stack()) { | |
| 818 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 819 const2stack(src, dest); | |
| 820 } else if (dest->is_address()) { | |
| 821 assert(patch_code == lir_patch_none, "no patching allowed here"); | |
| 2002 | 822 const2mem(src, dest, type, info, wide); |
| 0 | 823 } else { |
| 824 ShouldNotReachHere(); | |
| 825 } | |
| 826 | |
| 827 } else if (src->is_address()) { | |
| 2002 | 828 mem2reg(src, dest, type, patch_code, info, wide, unaligned); |
| 0 | 829 |
| 830 } else { | |
| 831 ShouldNotReachHere(); | |
| 832 } | |
| 833 } | |
| 834 | |
| 835 | |
| 836 void LIR_Assembler::verify_oop_map(CodeEmitInfo* info) { | |
| 837 #ifndef PRODUCT | |
| 838 if (VerifyOopMaps || VerifyOops) { | |
| 839 bool v = VerifyOops; | |
| 840 VerifyOops = true; | |
| 841 OopMapStream s(info->oop_map()); | |
| 842 while (!s.is_done()) { | |
| 843 OopMapValue v = s.current(); | |
| 844 if (v.is_oop()) { | |
| 845 VMReg r = v.reg(); | |
| 846 if (!r->is_stack()) { | |
| 847 stringStream st; | |
| 848 st.print("bad oop %s at %d", r->as_Register()->name(), _masm->offset()); | |
| 849 #ifdef SPARC | |
| 850 _masm->_verify_oop(r->as_Register(), strdup(st.as_string()), __FILE__, __LINE__); | |
| 851 #else | |
| 852 _masm->verify_oop(r->as_Register()); | |
| 853 #endif | |
| 854 } else { | |
| 855 _masm->verify_stack_oop(r->reg2stack() * VMRegImpl::stack_slot_size); | |
| 856 } | |
| 857 } | |
|
2451
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
858 check_codespace(); |
|
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
859 CHECK_BAILOUT(); |
|
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
860 |
| 0 | 861 s.next(); |
| 862 } | |
| 863 VerifyOops = v; | |
| 864 } | |
| 865 #endif | |
| 866 } |