annotate src/cpu/sparc/vm/c1_Defs_sparc.hpp @ 6812:988bf00cc564

7200261: G1: Liveness counting inconsistencies during marking verification Summary: The clipping code in the routine that sets the bits for a range of cards, in the liveness accounting verification code was incorrect. It set all the bits in the card bitmap from the given starting index which would lead to spurious marking verification failures. Reviewed-by: brutisso, jwilhelm, jmasa
author johnc
date Thu, 27 Sep 2012 15:44:01 -0700
parents f95d63e2154a
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
2 * Copyright (c) 2000, 2010, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 928
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 928
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 928
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
25 #ifndef CPU_SPARC_VM_C1_DEFS_SPARC_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
26 #define CPU_SPARC_VM_C1_DEFS_SPARC_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
27
0
a61af66fc99e Initial load
duke
parents:
diff changeset
28 // native word offsets from memory address (big endian)
a61af66fc99e Initial load
duke
parents:
diff changeset
29 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
30 pd_lo_word_offset_in_bytes = BytesPerInt,
a61af66fc99e Initial load
duke
parents:
diff changeset
31 pd_hi_word_offset_in_bytes = 0
a61af66fc99e Initial load
duke
parents:
diff changeset
32 };
a61af66fc99e Initial load
duke
parents:
diff changeset
33
a61af66fc99e Initial load
duke
parents:
diff changeset
34
a61af66fc99e Initial load
duke
parents:
diff changeset
35 // explicit rounding operations are not required to implement the strictFP mode
a61af66fc99e Initial load
duke
parents:
diff changeset
36 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
37 pd_strict_fp_requires_explicit_rounding = false
a61af66fc99e Initial load
duke
parents:
diff changeset
38 };
a61af66fc99e Initial load
duke
parents:
diff changeset
39
a61af66fc99e Initial load
duke
parents:
diff changeset
40
a61af66fc99e Initial load
duke
parents:
diff changeset
41 // registers
a61af66fc99e Initial load
duke
parents:
diff changeset
42 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
43 pd_nof_cpu_regs_frame_map = 32, // number of registers used during code emission
928
d0acbc302e14 6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents: 0
diff changeset
44 pd_nof_caller_save_cpu_regs_frame_map = 10, // number of cpu registers killed by calls
0
a61af66fc99e Initial load
duke
parents:
diff changeset
45 pd_nof_cpu_regs_reg_alloc = 20, // number of registers that are visible to register allocator
a61af66fc99e Initial load
duke
parents:
diff changeset
46 pd_nof_cpu_regs_linearscan = 32,// number of registers visible linear scan
a61af66fc99e Initial load
duke
parents:
diff changeset
47 pd_first_cpu_reg = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
48 pd_last_cpu_reg = 31,
a61af66fc99e Initial load
duke
parents:
diff changeset
49 pd_last_allocatable_cpu_reg = 19,
a61af66fc99e Initial load
duke
parents:
diff changeset
50 pd_first_callee_saved_reg = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
51 pd_last_callee_saved_reg = 13,
a61af66fc99e Initial load
duke
parents:
diff changeset
52
a61af66fc99e Initial load
duke
parents:
diff changeset
53 pd_nof_fpu_regs_frame_map = 32, // number of registers used during code emission
a61af66fc99e Initial load
duke
parents:
diff changeset
54 pd_nof_caller_save_fpu_regs_frame_map = 32, // number of fpu registers killed by calls
a61af66fc99e Initial load
duke
parents:
diff changeset
55 pd_nof_fpu_regs_reg_alloc = 32, // number of registers that are visible to register allocator
a61af66fc99e Initial load
duke
parents:
diff changeset
56 pd_nof_fpu_regs_linearscan = 32, // number of registers visible to linear scan
a61af66fc99e Initial load
duke
parents:
diff changeset
57 pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
a61af66fc99e Initial load
duke
parents:
diff changeset
58 pd_last_fpu_reg = pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map - 1,
a61af66fc99e Initial load
duke
parents:
diff changeset
59
a61af66fc99e Initial load
duke
parents:
diff changeset
60 pd_nof_xmm_regs_linearscan = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
61 pd_nof_caller_save_xmm_regs = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
62 pd_first_xmm_reg = -1,
a61af66fc99e Initial load
duke
parents:
diff changeset
63 pd_last_xmm_reg = -1
a61af66fc99e Initial load
duke
parents:
diff changeset
64 };
a61af66fc99e Initial load
duke
parents:
diff changeset
65
a61af66fc99e Initial load
duke
parents:
diff changeset
66
a61af66fc99e Initial load
duke
parents:
diff changeset
67 // for debug info: a float value in a register is saved in single precision by runtime stubs
a61af66fc99e Initial load
duke
parents:
diff changeset
68 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
69 pd_float_saved_as_double = false
a61af66fc99e Initial load
duke
parents:
diff changeset
70 };
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
71
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
72 #endif // CPU_SPARC_VM_C1_DEFS_SPARC_HPP