annotate src/cpu/sparc/vm/assembler_sparc.cpp @ 1708:a03ae377b2e8

6930581: G1: assert(ParallelGCThreads > 1 || n_yielded() == _hrrs->occupied(),"Should have yielded all the .. Summary: During RSet updating, when ParallelGCThreads is zero, references that point into the collection set are added directly the referenced region's RSet. This can cause the sparse table in the RSet to expand. RSet scanning and the "occupied" routine will then operate on different instances of the sparse table causing the assert to trip. This may also cause some cards added post expansion to be missed during RSet scanning. When ParallelGCThreads is non-zero such references are recorded on the "references to be scanned" queue and the card containing the reference is recorded in a dirty card queue for use in the event of an evacuation failure. Employ the parallel code in the serial case to avoid expanding the RSets of regions in the collection set. Reviewed-by: iveresov, ysr, tonyp
author johnc
date Fri, 06 Aug 2010 10:17:21 -0700
parents c18cbe5936b8
children a64438a2b7e8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1513
diff changeset
2 * Copyright (c) 1997, 2010, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1513
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1513
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1513
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 #include "incls/_precompiled.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
26 #include "incls/_assembler_sparc.cpp.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
27
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
28 // Convert the raw encoding form into the form expected by the
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
29 // constructor for Address.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
30 Address Address::make_raw(int base, int index, int scale, int disp, bool disp_is_oop) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
31 assert(scale == 0, "not supported");
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
32 RelocationHolder rspec;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
33 if (disp_is_oop) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
34 rspec = Relocation::spec_simple(relocInfo::oop_type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
35 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
36
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
37 Register rindex = as_Register(index);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
38 if (rindex != G0) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
39 Address madr(as_Register(base), rindex);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
40 madr._rspec = rspec;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
41 return madr;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
42 } else {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
43 Address madr(as_Register(base), disp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
44 madr._rspec = rspec;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
45 return madr;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
46 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
47 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
48
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
49 Address Argument::address_in_frame() const {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
50 // Warning: In LP64 mode disp will occupy more than 10 bits, but
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
51 // op codes such as ld or ldx, only access disp() to get
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
52 // their simm13 argument.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
53 int disp = ((_number - Argument::n_register_parameters + frame::memory_parameter_word_sp_offset) * BytesPerWord) + STACK_BIAS;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
54 if (is_in())
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
55 return Address(FP, disp); // In argument.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
56 else
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
57 return Address(SP, disp); // Out argument.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
58 }
a61af66fc99e Initial load
duke
parents:
diff changeset
59
a61af66fc99e Initial load
duke
parents:
diff changeset
60 static const char* argumentNames[][2] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
61 {"A0","P0"}, {"A1","P1"}, {"A2","P2"}, {"A3","P3"}, {"A4","P4"},
a61af66fc99e Initial load
duke
parents:
diff changeset
62 {"A5","P5"}, {"A6","P6"}, {"A7","P7"}, {"A8","P8"}, {"A9","P9"},
a61af66fc99e Initial load
duke
parents:
diff changeset
63 {"A(n>9)","P(n>9)"}
a61af66fc99e Initial load
duke
parents:
diff changeset
64 };
a61af66fc99e Initial load
duke
parents:
diff changeset
65
a61af66fc99e Initial load
duke
parents:
diff changeset
66 const char* Argument::name() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
67 int nofArgs = sizeof argumentNames / sizeof argumentNames[0];
a61af66fc99e Initial load
duke
parents:
diff changeset
68 int num = number();
a61af66fc99e Initial load
duke
parents:
diff changeset
69 if (num >= nofArgs) num = nofArgs - 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
70 return argumentNames[num][is_in() ? 1 : 0];
a61af66fc99e Initial load
duke
parents:
diff changeset
71 }
a61af66fc99e Initial load
duke
parents:
diff changeset
72
a61af66fc99e Initial load
duke
parents:
diff changeset
73 void Assembler::print_instruction(int inst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
74 const char* s;
a61af66fc99e Initial load
duke
parents:
diff changeset
75 switch (inv_op(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
76 default: s = "????"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
77 case call_op: s = "call"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
78 case branch_op:
a61af66fc99e Initial load
duke
parents:
diff changeset
79 switch (inv_op2(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
80 case bpr_op2: s = "bpr"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
81 case fb_op2: s = "fb"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
82 case fbp_op2: s = "fbp"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
83 case br_op2: s = "br"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
84 case bp_op2: s = "bp"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
85 case cb_op2: s = "cb"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
86 default: s = "????"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
87 }
a61af66fc99e Initial load
duke
parents:
diff changeset
88 }
a61af66fc99e Initial load
duke
parents:
diff changeset
89 ::tty->print("%s", s);
a61af66fc99e Initial load
duke
parents:
diff changeset
90 }
a61af66fc99e Initial load
duke
parents:
diff changeset
91
a61af66fc99e Initial load
duke
parents:
diff changeset
92
a61af66fc99e Initial load
duke
parents:
diff changeset
93 // Patch instruction inst at offset inst_pos to refer to dest_pos
a61af66fc99e Initial load
duke
parents:
diff changeset
94 // and return the resulting instruction.
a61af66fc99e Initial load
duke
parents:
diff changeset
95 // We should have pcs, not offsets, but since all is relative, it will work out
a61af66fc99e Initial load
duke
parents:
diff changeset
96 // OK.
a61af66fc99e Initial load
duke
parents:
diff changeset
97 int Assembler::patched_branch(int dest_pos, int inst, int inst_pos) {
a61af66fc99e Initial load
duke
parents:
diff changeset
98
a61af66fc99e Initial load
duke
parents:
diff changeset
99 int m; // mask for displacement field
a61af66fc99e Initial load
duke
parents:
diff changeset
100 int v; // new value for displacement field
a61af66fc99e Initial load
duke
parents:
diff changeset
101 const int word_aligned_ones = -4;
a61af66fc99e Initial load
duke
parents:
diff changeset
102 switch (inv_op(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
103 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
104 case call_op: m = wdisp(word_aligned_ones, 0, 30); v = wdisp(dest_pos, inst_pos, 30); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
105 case branch_op:
a61af66fc99e Initial load
duke
parents:
diff changeset
106 switch (inv_op2(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
107 case bpr_op2: m = wdisp16(word_aligned_ones, 0); v = wdisp16(dest_pos, inst_pos); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
108 case fbp_op2: m = wdisp( word_aligned_ones, 0, 19); v = wdisp( dest_pos, inst_pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
109 case bp_op2: m = wdisp( word_aligned_ones, 0, 19); v = wdisp( dest_pos, inst_pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
110 case fb_op2: m = wdisp( word_aligned_ones, 0, 22); v = wdisp( dest_pos, inst_pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
111 case br_op2: m = wdisp( word_aligned_ones, 0, 22); v = wdisp( dest_pos, inst_pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
112 case cb_op2: m = wdisp( word_aligned_ones, 0, 22); v = wdisp( dest_pos, inst_pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
113 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
114 }
a61af66fc99e Initial load
duke
parents:
diff changeset
115 }
a61af66fc99e Initial load
duke
parents:
diff changeset
116 return inst & ~m | v;
a61af66fc99e Initial load
duke
parents:
diff changeset
117 }
a61af66fc99e Initial load
duke
parents:
diff changeset
118
a61af66fc99e Initial load
duke
parents:
diff changeset
119 // Return the offset of the branch destionation of instruction inst
a61af66fc99e Initial load
duke
parents:
diff changeset
120 // at offset pos.
a61af66fc99e Initial load
duke
parents:
diff changeset
121 // Should have pcs, but since all is relative, it works out.
a61af66fc99e Initial load
duke
parents:
diff changeset
122 int Assembler::branch_destination(int inst, int pos) {
a61af66fc99e Initial load
duke
parents:
diff changeset
123 int r;
a61af66fc99e Initial load
duke
parents:
diff changeset
124 switch (inv_op(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
125 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
126 case call_op: r = inv_wdisp(inst, pos, 30); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
127 case branch_op:
a61af66fc99e Initial load
duke
parents:
diff changeset
128 switch (inv_op2(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
129 case bpr_op2: r = inv_wdisp16(inst, pos); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
130 case fbp_op2: r = inv_wdisp( inst, pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
131 case bp_op2: r = inv_wdisp( inst, pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
132 case fb_op2: r = inv_wdisp( inst, pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
133 case br_op2: r = inv_wdisp( inst, pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
134 case cb_op2: r = inv_wdisp( inst, pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
135 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
136 }
a61af66fc99e Initial load
duke
parents:
diff changeset
137 }
a61af66fc99e Initial load
duke
parents:
diff changeset
138 return r;
a61af66fc99e Initial load
duke
parents:
diff changeset
139 }
a61af66fc99e Initial load
duke
parents:
diff changeset
140
a61af66fc99e Initial load
duke
parents:
diff changeset
141 int AbstractAssembler::code_fill_byte() {
a61af66fc99e Initial load
duke
parents:
diff changeset
142 return 0x00; // illegal instruction 0x00000000
a61af66fc99e Initial load
duke
parents:
diff changeset
143 }
a61af66fc99e Initial load
duke
parents:
diff changeset
144
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
145 Assembler::Condition Assembler::reg_cond_to_cc_cond(Assembler::RCondition in) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
146 switch (in) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
147 case rc_z: return equal;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
148 case rc_lez: return lessEqual;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
149 case rc_lz: return less;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
150 case rc_nz: return notEqual;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
151 case rc_gz: return greater;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
152 case rc_gez: return greaterEqual;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
153 default:
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
154 ShouldNotReachHere();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
155 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
156 return equal;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
157 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
158
0
a61af66fc99e Initial load
duke
parents:
diff changeset
159 // Generate a bunch 'o stuff (including v9's
a61af66fc99e Initial load
duke
parents:
diff changeset
160 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
161 void Assembler::test_v9() {
a61af66fc99e Initial load
duke
parents:
diff changeset
162 add( G0, G1, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
163 add( G3, 0, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
164
a61af66fc99e Initial load
duke
parents:
diff changeset
165 addcc( G5, G6, G7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
166 addcc( I0, 1, I1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
167 addc( I2, I3, I4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
168 addc( I5, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
169 addccc( I7, L0, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
170 addccc( L2, (1 << 12) - 2, L3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
171
a61af66fc99e Initial load
duke
parents:
diff changeset
172 Label lbl1, lbl2, lbl3;
a61af66fc99e Initial load
duke
parents:
diff changeset
173
a61af66fc99e Initial load
duke
parents:
diff changeset
174 bind(lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
175
a61af66fc99e Initial load
duke
parents:
diff changeset
176 bpr( rc_z, true, pn, L4, pc(), relocInfo::oop_type );
a61af66fc99e Initial load
duke
parents:
diff changeset
177 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
178 bpr( rc_lez, false, pt, L5, lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
179 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
180
a61af66fc99e Initial load
duke
parents:
diff changeset
181 fb( f_never, true, pc() + 4, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
182 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
183 fb( f_notEqual, false, lbl2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
184 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
185
a61af66fc99e Initial load
duke
parents:
diff changeset
186 fbp( f_notZero, true, fcc0, pn, pc() - 4, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
187 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
188 fbp( f_lessOrGreater, false, fcc1, pt, lbl3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
189 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
190
a61af66fc99e Initial load
duke
parents:
diff changeset
191 br( equal, true, pc() + 1024, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
192 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
193 br( lessEqual, false, lbl1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
194 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
195 br( never, false, lbl1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
196 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
197
a61af66fc99e Initial load
duke
parents:
diff changeset
198 bp( less, true, icc, pn, pc(), relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
199 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
200 bp( lessEqualUnsigned, false, xcc, pt, lbl2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
201 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
202
a61af66fc99e Initial load
duke
parents:
diff changeset
203 call( pc(), relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
204 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
205 call( lbl3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
206 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
207
a61af66fc99e Initial load
duke
parents:
diff changeset
208
a61af66fc99e Initial load
duke
parents:
diff changeset
209 casa( L6, L7, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
210 casxa( O1, O2, O3, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
211
a61af66fc99e Initial load
duke
parents:
diff changeset
212 udiv( O4, O5, O7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
213 udiv( G0, (1 << 12) - 1, G1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
214 sdiv( G1, G2, G3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
215 sdiv( G4, -((1 << 12) - 1), G5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
216 udivcc( G6, G7, I0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
217 udivcc( I1, -((1 << 12) - 2), I2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
218 sdivcc( I3, I4, I5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
219 sdivcc( I6, -((1 << 12) - 0), I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
220
a61af66fc99e Initial load
duke
parents:
diff changeset
221 done();
a61af66fc99e Initial load
duke
parents:
diff changeset
222 retry();
a61af66fc99e Initial load
duke
parents:
diff changeset
223
a61af66fc99e Initial load
duke
parents:
diff changeset
224 fadd( FloatRegisterImpl::S, F0, F1, F2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
225 fsub( FloatRegisterImpl::D, F34, F0, F62 );
a61af66fc99e Initial load
duke
parents:
diff changeset
226
a61af66fc99e Initial load
duke
parents:
diff changeset
227 fcmp( FloatRegisterImpl::Q, fcc0, F0, F60);
a61af66fc99e Initial load
duke
parents:
diff changeset
228 fcmpe( FloatRegisterImpl::S, fcc1, F31, F30);
a61af66fc99e Initial load
duke
parents:
diff changeset
229
a61af66fc99e Initial load
duke
parents:
diff changeset
230 ftox( FloatRegisterImpl::D, F2, F4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
231 ftoi( FloatRegisterImpl::Q, F4, F8 );
a61af66fc99e Initial load
duke
parents:
diff changeset
232
a61af66fc99e Initial load
duke
parents:
diff changeset
233 ftof( FloatRegisterImpl::S, FloatRegisterImpl::Q, F3, F12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
234
a61af66fc99e Initial load
duke
parents:
diff changeset
235 fxtof( FloatRegisterImpl::S, F4, F5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
236 fitof( FloatRegisterImpl::D, F6, F8 );
a61af66fc99e Initial load
duke
parents:
diff changeset
237
a61af66fc99e Initial load
duke
parents:
diff changeset
238 fmov( FloatRegisterImpl::Q, F16, F20 );
a61af66fc99e Initial load
duke
parents:
diff changeset
239 fneg( FloatRegisterImpl::S, F6, F7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
240 fabs( FloatRegisterImpl::D, F10, F12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
241
a61af66fc99e Initial load
duke
parents:
diff changeset
242 fmul( FloatRegisterImpl::Q, F24, F28, F32 );
a61af66fc99e Initial load
duke
parents:
diff changeset
243 fmul( FloatRegisterImpl::S, FloatRegisterImpl::D, F8, F9, F14 );
a61af66fc99e Initial load
duke
parents:
diff changeset
244 fdiv( FloatRegisterImpl::S, F10, F11, F12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
245
a61af66fc99e Initial load
duke
parents:
diff changeset
246 fsqrt( FloatRegisterImpl::S, F13, F14 );
a61af66fc99e Initial load
duke
parents:
diff changeset
247
a61af66fc99e Initial load
duke
parents:
diff changeset
248 flush( L0, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
249 flush( L2, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
250
a61af66fc99e Initial load
duke
parents:
diff changeset
251 flushw();
a61af66fc99e Initial load
duke
parents:
diff changeset
252
a61af66fc99e Initial load
duke
parents:
diff changeset
253 illtrap( (1 << 22) - 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
254
a61af66fc99e Initial load
duke
parents:
diff changeset
255 impdep1( 17, (1 << 19) - 1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
256 impdep2( 3, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
257
a61af66fc99e Initial load
duke
parents:
diff changeset
258 jmpl( L3, L4, L5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
259 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
260 jmpl( L6, -1, L7, Relocation::spec_simple(relocInfo::none));
a61af66fc99e Initial load
duke
parents:
diff changeset
261 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
262
a61af66fc99e Initial load
duke
parents:
diff changeset
263
a61af66fc99e Initial load
duke
parents:
diff changeset
264 ldf( FloatRegisterImpl::S, O0, O1, F15 );
a61af66fc99e Initial load
duke
parents:
diff changeset
265 ldf( FloatRegisterImpl::D, O2, -1, F14 );
a61af66fc99e Initial load
duke
parents:
diff changeset
266
a61af66fc99e Initial load
duke
parents:
diff changeset
267
a61af66fc99e Initial load
duke
parents:
diff changeset
268 ldfsr( O3, O4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
269 ldfsr( O5, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
270 ldxfsr( O6, O7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
271 ldxfsr( I0, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
272
a61af66fc99e Initial load
duke
parents:
diff changeset
273 ldfa( FloatRegisterImpl::D, I1, I2, 1, F16 );
a61af66fc99e Initial load
duke
parents:
diff changeset
274 ldfa( FloatRegisterImpl::Q, I3, -1, F36 );
a61af66fc99e Initial load
duke
parents:
diff changeset
275
a61af66fc99e Initial load
duke
parents:
diff changeset
276 ldsb( I4, I5, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
277 ldsb( I7, -1, G0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
278 ldsh( G1, G3, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
279 ldsh( G5, -1, G6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
280 ldsw( G7, L0, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
281 ldsw( L2, -1, L3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
282 ldub( L4, L5, L6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
283 ldub( L7, -1, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
284 lduh( O1, O2, O3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
285 lduh( O4, -1, O5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
286 lduw( O6, O7, G0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
287 lduw( G1, -1, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
288 ldx( G3, G4, G5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
289 ldx( G6, -1, G7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
290 ldd( I0, I1, I2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
291 ldd( I3, -1, I4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
292
a61af66fc99e Initial load
duke
parents:
diff changeset
293 ldsba( I5, I6, 2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
294 ldsba( L0, -1, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
295 ldsha( L2, L3, 3, L4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
296 ldsha( L5, -1, L6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
297 ldswa( L7, O0, (1 << 8) - 1, O1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
298 ldswa( O2, -1, O3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
299 lduba( O4, O5, 0, O6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
300 lduba( O7, -1, I0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
301 lduha( I1, I2, 1, I3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
302 lduha( I4, -1, I5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
303 lduwa( I6, I7, 2, L0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
304 lduwa( L1, -1, L2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
305 ldxa( L3, L4, 3, L5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
306 ldxa( L6, -1, L7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
307 ldda( G0, G1, 4, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
308 ldda( G3, -1, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
309
a61af66fc99e Initial load
duke
parents:
diff changeset
310 ldstub( G5, G6, G7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
311 ldstub( O0, -1, O1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
312
a61af66fc99e Initial load
duke
parents:
diff changeset
313 ldstuba( O2, O3, 5, O4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
314 ldstuba( O5, -1, O6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
315
a61af66fc99e Initial load
duke
parents:
diff changeset
316 and3( I0, L0, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
317 and3( G7, -1, O7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
318 andcc( L2, I2, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
319 andcc( L4, -1, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
320 andn( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
321 andn( I6, -1, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
322 andncc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
323 andncc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
324 or3( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
325 or3( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
326 orcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
327 orcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
328 orn( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
329 orn( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
330 orncc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
331 orncc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
332 xor3( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
333 xor3( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
334 xorcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
335 xorcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
336 xnor( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
337 xnor( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
338 xnorcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
339 xnorcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
340
a61af66fc99e Initial load
duke
parents:
diff changeset
341 membar( Membar_mask_bits(StoreStore | LoadStore | StoreLoad | LoadLoad | Sync | MemIssue | Lookaside ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
342 membar( StoreStore );
a61af66fc99e Initial load
duke
parents:
diff changeset
343 membar( LoadStore );
a61af66fc99e Initial load
duke
parents:
diff changeset
344 membar( StoreLoad );
a61af66fc99e Initial load
duke
parents:
diff changeset
345 membar( LoadLoad );
a61af66fc99e Initial load
duke
parents:
diff changeset
346 membar( Sync );
a61af66fc99e Initial load
duke
parents:
diff changeset
347 membar( MemIssue );
a61af66fc99e Initial load
duke
parents:
diff changeset
348 membar( Lookaside );
a61af66fc99e Initial load
duke
parents:
diff changeset
349
a61af66fc99e Initial load
duke
parents:
diff changeset
350 fmov( FloatRegisterImpl::S, f_ordered, true, fcc2, F16, F17 );
a61af66fc99e Initial load
duke
parents:
diff changeset
351 fmov( FloatRegisterImpl::D, rc_lz, L5, F18, F20 );
a61af66fc99e Initial load
duke
parents:
diff changeset
352
a61af66fc99e Initial load
duke
parents:
diff changeset
353 movcc( overflowClear, false, icc, I6, L4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
354 movcc( f_unorderedOrEqual, true, fcc2, (1 << 10) - 1, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
355
a61af66fc99e Initial load
duke
parents:
diff changeset
356 movr( rc_nz, I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
357 movr( rc_gz, L1, -1, L2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
358
a61af66fc99e Initial load
duke
parents:
diff changeset
359 mulx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
360 mulx( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
361 sdivx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
362 sdivx( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
363 udivx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
364 udivx( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
365
a61af66fc99e Initial load
duke
parents:
diff changeset
366 umul( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
367 umul( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
368 smul( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
369 smul( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
370 umulcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
371 umulcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
372 smulcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
373 smulcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
374
a61af66fc99e Initial load
duke
parents:
diff changeset
375 mulscc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
376 mulscc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
377
a61af66fc99e Initial load
duke
parents:
diff changeset
378 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
379
a61af66fc99e Initial load
duke
parents:
diff changeset
380
a61af66fc99e Initial load
duke
parents:
diff changeset
381 popc( G0, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
382 popc( -1, G2);
a61af66fc99e Initial load
duke
parents:
diff changeset
383
a61af66fc99e Initial load
duke
parents:
diff changeset
384 prefetch( L1, L2, severalReads );
a61af66fc99e Initial load
duke
parents:
diff changeset
385 prefetch( L3, -1, oneRead );
a61af66fc99e Initial load
duke
parents:
diff changeset
386 prefetcha( O3, O2, 6, severalWritesAndPossiblyReads );
a61af66fc99e Initial load
duke
parents:
diff changeset
387 prefetcha( G2, -1, oneWrite );
a61af66fc99e Initial load
duke
parents:
diff changeset
388
a61af66fc99e Initial load
duke
parents:
diff changeset
389 rett( I7, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
390 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
391 rett( G0, -1, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
392 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
393
a61af66fc99e Initial load
duke
parents:
diff changeset
394 save( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
395 save( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
396 restore( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
397 restore( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
398
a61af66fc99e Initial load
duke
parents:
diff changeset
399 saved();
a61af66fc99e Initial load
duke
parents:
diff changeset
400 restored();
a61af66fc99e Initial load
duke
parents:
diff changeset
401
a61af66fc99e Initial load
duke
parents:
diff changeset
402 sethi( 0xaaaaaaaa, I3, Relocation::spec_simple(relocInfo::none));
a61af66fc99e Initial load
duke
parents:
diff changeset
403
a61af66fc99e Initial load
duke
parents:
diff changeset
404 sll( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
405 sll( I7, 31, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
406 srl( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
407 srl( I7, 0, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
408 sra( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
409 sra( I7, 30, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
410 sllx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
411 sllx( I7, 63, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
412 srlx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
413 srlx( I7, 0, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
414 srax( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
415 srax( I7, 62, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
416
a61af66fc99e Initial load
duke
parents:
diff changeset
417 sir( -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
418
a61af66fc99e Initial load
duke
parents:
diff changeset
419 stbar();
a61af66fc99e Initial load
duke
parents:
diff changeset
420
a61af66fc99e Initial load
duke
parents:
diff changeset
421 stf( FloatRegisterImpl::Q, F40, G0, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
422 stf( FloatRegisterImpl::S, F18, I3, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
423
a61af66fc99e Initial load
duke
parents:
diff changeset
424 stfsr( L1, L2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
425 stfsr( I7, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
426 stxfsr( I6, I5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
427 stxfsr( L4, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
428
a61af66fc99e Initial load
duke
parents:
diff changeset
429 stfa( FloatRegisterImpl::D, F22, I6, I7, 7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
430 stfa( FloatRegisterImpl::Q, F44, G0, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
431
a61af66fc99e Initial load
duke
parents:
diff changeset
432 stb( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
433 stb( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
434 sth( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
435 sth( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
436 stw( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
437 stw( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
438 stx( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
439 stx( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
440 std( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
441 std( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
442
a61af66fc99e Initial load
duke
parents:
diff changeset
443 stba( L5, O2, I7, 8 );
a61af66fc99e Initial load
duke
parents:
diff changeset
444 stba( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
445 stha( L5, O2, I7, 9 );
a61af66fc99e Initial load
duke
parents:
diff changeset
446 stha( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
447 stwa( L5, O2, I7, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
448 stwa( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
449 stxa( L5, O2, I7, 11 );
a61af66fc99e Initial load
duke
parents:
diff changeset
450 stxa( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
451 stda( L5, O2, I7, 12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
452 stda( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
453
a61af66fc99e Initial load
duke
parents:
diff changeset
454 sub( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
455 sub( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
456 subcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
457 subcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
458 subc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
459 subc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
460 subccc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
461 subccc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
462
a61af66fc99e Initial load
duke
parents:
diff changeset
463 swap( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
464 swap( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
465
a61af66fc99e Initial load
duke
parents:
diff changeset
466 swapa( G0, G1, 13, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
467 swapa( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
468
a61af66fc99e Initial load
duke
parents:
diff changeset
469 taddcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
470 taddcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
471 taddcctv( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
472 taddcctv( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
473
a61af66fc99e Initial load
duke
parents:
diff changeset
474 tsubcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
475 tsubcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
476 tsubcctv( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
477 tsubcctv( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
478
a61af66fc99e Initial load
duke
parents:
diff changeset
479 trap( overflowClear, xcc, G0, G1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
480 trap( lessEqual, icc, I7, 17 );
a61af66fc99e Initial load
duke
parents:
diff changeset
481
a61af66fc99e Initial load
duke
parents:
diff changeset
482 bind(lbl2);
a61af66fc99e Initial load
duke
parents:
diff changeset
483 bind(lbl3);
a61af66fc99e Initial load
duke
parents:
diff changeset
484
a61af66fc99e Initial load
duke
parents:
diff changeset
485 code()->decode();
a61af66fc99e Initial load
duke
parents:
diff changeset
486 }
a61af66fc99e Initial load
duke
parents:
diff changeset
487
a61af66fc99e Initial load
duke
parents:
diff changeset
488 // Generate a bunch 'o stuff unique to V8
a61af66fc99e Initial load
duke
parents:
diff changeset
489 void Assembler::test_v8_onlys() {
a61af66fc99e Initial load
duke
parents:
diff changeset
490 Label lbl1;
a61af66fc99e Initial load
duke
parents:
diff changeset
491
a61af66fc99e Initial load
duke
parents:
diff changeset
492 cb( cp_0or1or2, false, pc() - 4, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
493 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
494 cb( cp_never, true, lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
495 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
496
a61af66fc99e Initial load
duke
parents:
diff changeset
497 cpop1(1, 2, 3, 4);
a61af66fc99e Initial load
duke
parents:
diff changeset
498 cpop2(5, 6, 7, 8);
a61af66fc99e Initial load
duke
parents:
diff changeset
499
a61af66fc99e Initial load
duke
parents:
diff changeset
500 ldc( I0, I1, 31);
a61af66fc99e Initial load
duke
parents:
diff changeset
501 ldc( I2, -1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
502
a61af66fc99e Initial load
duke
parents:
diff changeset
503 lddc( I4, I4, 30);
a61af66fc99e Initial load
duke
parents:
diff changeset
504 lddc( I6, 0, 1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
505
a61af66fc99e Initial load
duke
parents:
diff changeset
506 ldcsr( L0, L1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
507 ldcsr( L1, (1 << 12) - 1, 17 );
a61af66fc99e Initial load
duke
parents:
diff changeset
508
a61af66fc99e Initial load
duke
parents:
diff changeset
509 stc( 31, L4, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
510 stc( 30, L6, -(1 << 12) );
a61af66fc99e Initial load
duke
parents:
diff changeset
511
a61af66fc99e Initial load
duke
parents:
diff changeset
512 stdc( 0, L7, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
513 stdc( 1, G1, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
514
a61af66fc99e Initial load
duke
parents:
diff changeset
515 stcsr( 16, G2, G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
516 stcsr( 17, G4, 1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
517
a61af66fc99e Initial load
duke
parents:
diff changeset
518 stdcq( 4, G5, G6);
a61af66fc99e Initial load
duke
parents:
diff changeset
519 stdcq( 5, G7, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
520
a61af66fc99e Initial load
duke
parents:
diff changeset
521 bind(lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
522
a61af66fc99e Initial load
duke
parents:
diff changeset
523 code()->decode();
a61af66fc99e Initial load
duke
parents:
diff changeset
524 }
a61af66fc99e Initial load
duke
parents:
diff changeset
525 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
526
a61af66fc99e Initial load
duke
parents:
diff changeset
527 // Implementation of MacroAssembler
a61af66fc99e Initial load
duke
parents:
diff changeset
528
a61af66fc99e Initial load
duke
parents:
diff changeset
529 void MacroAssembler::null_check(Register reg, int offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
530 if (needs_explicit_null_check((intptr_t)offset)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
531 // provoke OS NULL exception if reg = NULL by
a61af66fc99e Initial load
duke
parents:
diff changeset
532 // accessing M[reg] w/o changing any registers
a61af66fc99e Initial load
duke
parents:
diff changeset
533 ld_ptr(reg, 0, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
534 }
a61af66fc99e Initial load
duke
parents:
diff changeset
535 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
536 // nothing to do, (later) access of M[reg + offset]
a61af66fc99e Initial load
duke
parents:
diff changeset
537 // will provoke OS NULL exception if reg = NULL
a61af66fc99e Initial load
duke
parents:
diff changeset
538 }
a61af66fc99e Initial load
duke
parents:
diff changeset
539 }
a61af66fc99e Initial load
duke
parents:
diff changeset
540
a61af66fc99e Initial load
duke
parents:
diff changeset
541 // Ring buffer jumps
a61af66fc99e Initial load
duke
parents:
diff changeset
542
a61af66fc99e Initial load
duke
parents:
diff changeset
543 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
544 void MacroAssembler::ret( bool trace ) { if (trace) {
a61af66fc99e Initial load
duke
parents:
diff changeset
545 mov(I7, O7); // traceable register
a61af66fc99e Initial load
duke
parents:
diff changeset
546 JMP(O7, 2 * BytesPerInstWord);
a61af66fc99e Initial load
duke
parents:
diff changeset
547 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
548 jmpl( I7, 2 * BytesPerInstWord, G0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
549 }
a61af66fc99e Initial load
duke
parents:
diff changeset
550 }
a61af66fc99e Initial load
duke
parents:
diff changeset
551
a61af66fc99e Initial load
duke
parents:
diff changeset
552 void MacroAssembler::retl( bool trace ) { if (trace) JMP(O7, 2 * BytesPerInstWord);
a61af66fc99e Initial load
duke
parents:
diff changeset
553 else jmpl( O7, 2 * BytesPerInstWord, G0 ); }
a61af66fc99e Initial load
duke
parents:
diff changeset
554 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
555
a61af66fc99e Initial load
duke
parents:
diff changeset
556
a61af66fc99e Initial load
duke
parents:
diff changeset
557 void MacroAssembler::jmp2(Register r1, Register r2, const char* file, int line ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
558 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
559 // This can only be traceable if r1 & r2 are visible after a window save
a61af66fc99e Initial load
duke
parents:
diff changeset
560 if (TraceJumps) {
a61af66fc99e Initial load
duke
parents:
diff changeset
561 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
562 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
563 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
564 ld(G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
565 add(G2_thread, in_bytes(JavaThread::jmp_ring_offset()), O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
566 sll(O0, exact_log2(4*sizeof(intptr_t)), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
567 add(O2, O1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
568
a61af66fc99e Initial load
duke
parents:
diff changeset
569 add(r1->after_save(), r2->after_save(), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
570 set((intptr_t)file, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
571 set(line, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
572 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
573 // get nearby pc, store jmp target
a61af66fc99e Initial load
duke
parents:
diff changeset
574 call(L, relocInfo::none); // No relocation for call to pc+0x8
a61af66fc99e Initial load
duke
parents:
diff changeset
575 delayed()->st(O2, O1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
576 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
577
a61af66fc99e Initial load
duke
parents:
diff changeset
578 // store nearby pc
a61af66fc99e Initial load
duke
parents:
diff changeset
579 st(O7, O1, sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
580 // store file
a61af66fc99e Initial load
duke
parents:
diff changeset
581 st(O3, O1, 2*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
582 // store line
a61af66fc99e Initial load
duke
parents:
diff changeset
583 st(O4, O1, 3*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
584 add(O0, 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
585 and3(O0, JavaThread::jump_ring_buffer_size - 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
586 st(O0, G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
587 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
588 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
589 }
a61af66fc99e Initial load
duke
parents:
diff changeset
590 jmpl(r1, r2, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
591 }
a61af66fc99e Initial load
duke
parents:
diff changeset
592 void MacroAssembler::jmp(Register r1, int offset, const char* file, int line ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
593 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
594 // This can only be traceable if r1 is visible after a window save
a61af66fc99e Initial load
duke
parents:
diff changeset
595 if (TraceJumps) {
a61af66fc99e Initial load
duke
parents:
diff changeset
596 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
597 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
598 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
599 ld(G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
600 add(G2_thread, in_bytes(JavaThread::jmp_ring_offset()), O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
601 sll(O0, exact_log2(4*sizeof(intptr_t)), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
602 add(O2, O1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
603
a61af66fc99e Initial load
duke
parents:
diff changeset
604 add(r1->after_save(), offset, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
605 set((intptr_t)file, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
606 set(line, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
607 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
608 // get nearby pc, store jmp target
a61af66fc99e Initial load
duke
parents:
diff changeset
609 call(L, relocInfo::none); // No relocation for call to pc+0x8
a61af66fc99e Initial load
duke
parents:
diff changeset
610 delayed()->st(O2, O1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
611 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
612
a61af66fc99e Initial load
duke
parents:
diff changeset
613 // store nearby pc
a61af66fc99e Initial load
duke
parents:
diff changeset
614 st(O7, O1, sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
615 // store file
a61af66fc99e Initial load
duke
parents:
diff changeset
616 st(O3, O1, 2*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
617 // store line
a61af66fc99e Initial load
duke
parents:
diff changeset
618 st(O4, O1, 3*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
619 add(O0, 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
620 and3(O0, JavaThread::jump_ring_buffer_size - 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
621 st(O0, G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
622 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
623 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
624 }
a61af66fc99e Initial load
duke
parents:
diff changeset
625 jmp(r1, offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
626 }
a61af66fc99e Initial load
duke
parents:
diff changeset
627
a61af66fc99e Initial load
duke
parents:
diff changeset
628 // This code sequence is relocatable to any address, even on LP64.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
629 void MacroAssembler::jumpl(AddressLiteral& addrlit, Register temp, Register d, int offset, const char* file, int line) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
630 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
631 // Force fixed length sethi because NativeJump and NativeFarCall don't handle
a61af66fc99e Initial load
duke
parents:
diff changeset
632 // variable length instruction streams.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
633 patchable_sethi(addrlit, temp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
634 Address a(temp, addrlit.low10() + offset); // Add the offset to the displacement.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
635 if (TraceJumps) {
a61af66fc99e Initial load
duke
parents:
diff changeset
636 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
637 // Must do the add here so relocation can find the remainder of the
a61af66fc99e Initial load
duke
parents:
diff changeset
638 // value to be relocated.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
639 add(a.base(), a.disp(), a.base(), addrlit.rspec(offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
640 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
641 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
642 ld(G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
643 add(G2_thread, in_bytes(JavaThread::jmp_ring_offset()), O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
644 sll(O0, exact_log2(4*sizeof(intptr_t)), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
645 add(O2, O1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
646
a61af66fc99e Initial load
duke
parents:
diff changeset
647 set((intptr_t)file, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
648 set(line, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
649 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
650
a61af66fc99e Initial load
duke
parents:
diff changeset
651 // get nearby pc, store jmp target
a61af66fc99e Initial load
duke
parents:
diff changeset
652 call(L, relocInfo::none); // No relocation for call to pc+0x8
a61af66fc99e Initial load
duke
parents:
diff changeset
653 delayed()->st(a.base()->after_save(), O1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
654 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
655
a61af66fc99e Initial load
duke
parents:
diff changeset
656 // store nearby pc
a61af66fc99e Initial load
duke
parents:
diff changeset
657 st(O7, O1, sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
658 // store file
a61af66fc99e Initial load
duke
parents:
diff changeset
659 st(O3, O1, 2*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
660 // store line
a61af66fc99e Initial load
duke
parents:
diff changeset
661 st(O4, O1, 3*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
662 add(O0, 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
663 and3(O0, JavaThread::jump_ring_buffer_size - 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
664 st(O0, G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
665 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
666 jmpl(a.base(), G0, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
667 #else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
668 jmpl(a.base(), a.disp(), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
669 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
670 } else {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
671 jmpl(a.base(), a.disp(), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
672 }
a61af66fc99e Initial load
duke
parents:
diff changeset
673 }
a61af66fc99e Initial load
duke
parents:
diff changeset
674
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
675 void MacroAssembler::jump(AddressLiteral& addrlit, Register temp, int offset, const char* file, int line) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
676 jumpl(addrlit, temp, G0, offset, file, line);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
677 }
a61af66fc99e Initial load
duke
parents:
diff changeset
678
a61af66fc99e Initial load
duke
parents:
diff changeset
679
a61af66fc99e Initial load
duke
parents:
diff changeset
680 // Convert to C varargs format
a61af66fc99e Initial load
duke
parents:
diff changeset
681 void MacroAssembler::set_varargs( Argument inArg, Register d ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
682 // spill register-resident args to their memory slots
a61af66fc99e Initial load
duke
parents:
diff changeset
683 // (SPARC calling convention requires callers to have already preallocated these)
a61af66fc99e Initial load
duke
parents:
diff changeset
684 // Note that the inArg might in fact be an outgoing argument,
a61af66fc99e Initial load
duke
parents:
diff changeset
685 // if a leaf routine or stub does some tricky argument shuffling.
a61af66fc99e Initial load
duke
parents:
diff changeset
686 // This routine must work even though one of the saved arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
687 // is in the d register (e.g., set_varargs(Argument(0, false), O0)).
a61af66fc99e Initial load
duke
parents:
diff changeset
688 for (Argument savePtr = inArg;
a61af66fc99e Initial load
duke
parents:
diff changeset
689 savePtr.is_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
690 savePtr = savePtr.successor()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
691 st_ptr(savePtr.as_register(), savePtr.address_in_frame());
a61af66fc99e Initial load
duke
parents:
diff changeset
692 }
a61af66fc99e Initial load
duke
parents:
diff changeset
693 // return the address of the first memory slot
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
694 Address a = inArg.address_in_frame();
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
695 add(a.base(), a.disp(), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
696 }
a61af66fc99e Initial load
duke
parents:
diff changeset
697
a61af66fc99e Initial load
duke
parents:
diff changeset
698 // Conditional breakpoint (for assertion checks in assembly code)
a61af66fc99e Initial load
duke
parents:
diff changeset
699 void MacroAssembler::breakpoint_trap(Condition c, CC cc) {
a61af66fc99e Initial load
duke
parents:
diff changeset
700 trap(c, cc, G0, ST_RESERVED_FOR_USER_0);
a61af66fc99e Initial load
duke
parents:
diff changeset
701 }
a61af66fc99e Initial load
duke
parents:
diff changeset
702
a61af66fc99e Initial load
duke
parents:
diff changeset
703 // We want to use ST_BREAKPOINT here, but the debugger is confused by it.
a61af66fc99e Initial load
duke
parents:
diff changeset
704 void MacroAssembler::breakpoint_trap() {
a61af66fc99e Initial load
duke
parents:
diff changeset
705 trap(ST_RESERVED_FOR_USER_0);
a61af66fc99e Initial load
duke
parents:
diff changeset
706 }
a61af66fc99e Initial load
duke
parents:
diff changeset
707
a61af66fc99e Initial load
duke
parents:
diff changeset
708 // flush windows (except current) using flushw instruction if avail.
a61af66fc99e Initial load
duke
parents:
diff changeset
709 void MacroAssembler::flush_windows() {
a61af66fc99e Initial load
duke
parents:
diff changeset
710 if (VM_Version::v9_instructions_work()) flushw();
a61af66fc99e Initial load
duke
parents:
diff changeset
711 else flush_windows_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
712 }
a61af66fc99e Initial load
duke
parents:
diff changeset
713
a61af66fc99e Initial load
duke
parents:
diff changeset
714 // Write serialization page so VM thread can do a pseudo remote membar
a61af66fc99e Initial load
duke
parents:
diff changeset
715 // We use the current thread pointer to calculate a thread specific
a61af66fc99e Initial load
duke
parents:
diff changeset
716 // offset to write to within the page. This minimizes bus traffic
a61af66fc99e Initial load
duke
parents:
diff changeset
717 // due to cache line collision.
a61af66fc99e Initial load
duke
parents:
diff changeset
718 void MacroAssembler::serialize_memory(Register thread, Register tmp1, Register tmp2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
719 srl(thread, os::get_serialize_page_shift_count(), tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
720 if (Assembler::is_simm13(os::vm_page_size())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
721 and3(tmp2, (os::vm_page_size() - sizeof(int)), tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
722 }
a61af66fc99e Initial load
duke
parents:
diff changeset
723 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
724 set((os::vm_page_size() - sizeof(int)), tmp1);
a61af66fc99e Initial load
duke
parents:
diff changeset
725 and3(tmp2, tmp1, tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
726 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
727 set(os::get_memory_serialize_page(), tmp1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
728 st(G0, tmp1, tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
729 }
a61af66fc99e Initial load
duke
parents:
diff changeset
730
a61af66fc99e Initial load
duke
parents:
diff changeset
731
a61af66fc99e Initial load
duke
parents:
diff changeset
732
a61af66fc99e Initial load
duke
parents:
diff changeset
733 void MacroAssembler::enter() {
a61af66fc99e Initial load
duke
parents:
diff changeset
734 Unimplemented();
a61af66fc99e Initial load
duke
parents:
diff changeset
735 }
a61af66fc99e Initial load
duke
parents:
diff changeset
736
a61af66fc99e Initial load
duke
parents:
diff changeset
737 void MacroAssembler::leave() {
a61af66fc99e Initial load
duke
parents:
diff changeset
738 Unimplemented();
a61af66fc99e Initial load
duke
parents:
diff changeset
739 }
a61af66fc99e Initial load
duke
parents:
diff changeset
740
a61af66fc99e Initial load
duke
parents:
diff changeset
741 void MacroAssembler::mult(Register s1, Register s2, Register d) {
a61af66fc99e Initial load
duke
parents:
diff changeset
742 if(VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
743 mulx (s1, s2, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
744 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
745 smul (s1, s2, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
746 }
a61af66fc99e Initial load
duke
parents:
diff changeset
747 }
a61af66fc99e Initial load
duke
parents:
diff changeset
748
a61af66fc99e Initial load
duke
parents:
diff changeset
749 void MacroAssembler::mult(Register s1, int simm13a, Register d) {
a61af66fc99e Initial load
duke
parents:
diff changeset
750 if(VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
751 mulx (s1, simm13a, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
752 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
753 smul (s1, simm13a, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
754 }
a61af66fc99e Initial load
duke
parents:
diff changeset
755 }
a61af66fc99e Initial load
duke
parents:
diff changeset
756
a61af66fc99e Initial load
duke
parents:
diff changeset
757
a61af66fc99e Initial load
duke
parents:
diff changeset
758 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
759 void MacroAssembler::read_ccr_v8_assert(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
760 const Register s1 = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
761 const Register s2 = G4_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
762 Label get_psr_test;
a61af66fc99e Initial load
duke
parents:
diff changeset
763 // Get the condition codes the V8 way.
a61af66fc99e Initial load
duke
parents:
diff changeset
764 read_ccr_trap(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
765 mov(ccr_save, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
766 // This is a test of V8 which has icc but not xcc
a61af66fc99e Initial load
duke
parents:
diff changeset
767 // so mask off the xcc bits
a61af66fc99e Initial load
duke
parents:
diff changeset
768 and3(s2, 0xf, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
769 // Compare condition codes from the V8 and V9 ways.
a61af66fc99e Initial load
duke
parents:
diff changeset
770 subcc(s2, s1, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
771 br(Assembler::notEqual, true, Assembler::pt, get_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
772 delayed()->breakpoint_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
773 bind(get_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
774 }
a61af66fc99e Initial load
duke
parents:
diff changeset
775
a61af66fc99e Initial load
duke
parents:
diff changeset
776 void MacroAssembler::write_ccr_v8_assert(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
777 const Register s1 = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
778 const Register s2 = G4_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
779 Label set_psr_test;
a61af66fc99e Initial load
duke
parents:
diff changeset
780 // Write out the saved condition codes the V8 way
a61af66fc99e Initial load
duke
parents:
diff changeset
781 write_ccr_trap(ccr_save, s1, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
782 // Read back the condition codes using the V9 instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
783 rdccr(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
784 mov(ccr_save, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
785 // This is a test of V8 which has icc but not xcc
a61af66fc99e Initial load
duke
parents:
diff changeset
786 // so mask off the xcc bits
a61af66fc99e Initial load
duke
parents:
diff changeset
787 and3(s2, 0xf, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
788 and3(s1, 0xf, s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
789 // Compare the V8 way with the V9 way.
a61af66fc99e Initial load
duke
parents:
diff changeset
790 subcc(s2, s1, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
791 br(Assembler::notEqual, true, Assembler::pt, set_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
792 delayed()->breakpoint_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
793 bind(set_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
794 }
a61af66fc99e Initial load
duke
parents:
diff changeset
795 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
796 #define read_ccr_v8_assert(x)
a61af66fc99e Initial load
duke
parents:
diff changeset
797 #define write_ccr_v8_assert(x)
a61af66fc99e Initial load
duke
parents:
diff changeset
798 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
799
a61af66fc99e Initial load
duke
parents:
diff changeset
800 void MacroAssembler::read_ccr(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
801 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
802 rdccr(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
803 // Test code sequence used on V8. Do not move above rdccr.
a61af66fc99e Initial load
duke
parents:
diff changeset
804 read_ccr_v8_assert(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
805 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
806 read_ccr_trap(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
807 }
a61af66fc99e Initial load
duke
parents:
diff changeset
808 }
a61af66fc99e Initial load
duke
parents:
diff changeset
809
a61af66fc99e Initial load
duke
parents:
diff changeset
810 void MacroAssembler::write_ccr(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
811 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
812 // Test code sequence used on V8. Do not move below wrccr.
a61af66fc99e Initial load
duke
parents:
diff changeset
813 write_ccr_v8_assert(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
814 wrccr(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
815 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
816 const Register temp_reg1 = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
817 const Register temp_reg2 = G4_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
818 write_ccr_trap(ccr_save, temp_reg1, temp_reg2);
a61af66fc99e Initial load
duke
parents:
diff changeset
819 }
a61af66fc99e Initial load
duke
parents:
diff changeset
820 }
a61af66fc99e Initial load
duke
parents:
diff changeset
821
a61af66fc99e Initial load
duke
parents:
diff changeset
822
a61af66fc99e Initial load
duke
parents:
diff changeset
823 // Calls to C land
a61af66fc99e Initial load
duke
parents:
diff changeset
824
a61af66fc99e Initial load
duke
parents:
diff changeset
825 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
826 // a hook for debugging
a61af66fc99e Initial load
duke
parents:
diff changeset
827 static Thread* reinitialize_thread() {
a61af66fc99e Initial load
duke
parents:
diff changeset
828 return ThreadLocalStorage::thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
829 }
a61af66fc99e Initial load
duke
parents:
diff changeset
830 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
831 #define reinitialize_thread ThreadLocalStorage::thread
a61af66fc99e Initial load
duke
parents:
diff changeset
832 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
833
a61af66fc99e Initial load
duke
parents:
diff changeset
834 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
835 address last_get_thread = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
836 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
837
a61af66fc99e Initial load
duke
parents:
diff changeset
838 // call this when G2_thread is not known to be valid
a61af66fc99e Initial load
duke
parents:
diff changeset
839 void MacroAssembler::get_thread() {
a61af66fc99e Initial load
duke
parents:
diff changeset
840 save_frame(0); // to avoid clobbering O0
a61af66fc99e Initial load
duke
parents:
diff changeset
841 mov(G1, L0); // avoid clobbering G1
a61af66fc99e Initial load
duke
parents:
diff changeset
842 mov(G5_method, L1); // avoid clobbering G5
a61af66fc99e Initial load
duke
parents:
diff changeset
843 mov(G3, L2); // avoid clobbering G3 also
a61af66fc99e Initial load
duke
parents:
diff changeset
844 mov(G4, L5); // avoid clobbering G4
a61af66fc99e Initial load
duke
parents:
diff changeset
845 #ifdef ASSERT
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
846 AddressLiteral last_get_thread_addrlit(&last_get_thread);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
847 set(last_get_thread_addrlit, L3);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
848 inc(L4, get_pc(L4) + 2 * BytesPerInstWord); // skip getpc() code + inc + st_ptr to point L4 at call
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
849 st_ptr(L4, L3, 0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
850 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
851 call(CAST_FROM_FN_PTR(address, reinitialize_thread), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
852 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
853 mov(L0, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
854 mov(L1, G5_method);
a61af66fc99e Initial load
duke
parents:
diff changeset
855 mov(L2, G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
856 mov(L5, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
857 restore(O0, 0, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
858 }
a61af66fc99e Initial load
duke
parents:
diff changeset
859
a61af66fc99e Initial load
duke
parents:
diff changeset
860 static Thread* verify_thread_subroutine(Thread* gthread_value) {
a61af66fc99e Initial load
duke
parents:
diff changeset
861 Thread* correct_value = ThreadLocalStorage::thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
862 guarantee(gthread_value == correct_value, "G2_thread value must be the thread");
a61af66fc99e Initial load
duke
parents:
diff changeset
863 return correct_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
864 }
a61af66fc99e Initial load
duke
parents:
diff changeset
865
a61af66fc99e Initial load
duke
parents:
diff changeset
866 void MacroAssembler::verify_thread() {
a61af66fc99e Initial load
duke
parents:
diff changeset
867 if (VerifyThread) {
a61af66fc99e Initial load
duke
parents:
diff changeset
868 // NOTE: this chops off the heads of the 64-bit O registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
869 #ifdef CC_INTERP
a61af66fc99e Initial load
duke
parents:
diff changeset
870 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
871 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
872 // make sure G2_thread contains the right value
a61af66fc99e Initial load
duke
parents:
diff changeset
873 save_frame_and_mov(0, Lmethod, Lmethod); // to avoid clobbering O0 (and propagate Lmethod for -Xprof)
a61af66fc99e Initial load
duke
parents:
diff changeset
874 mov(G1, L1); // avoid clobbering G1
a61af66fc99e Initial load
duke
parents:
diff changeset
875 // G2 saved below
a61af66fc99e Initial load
duke
parents:
diff changeset
876 mov(G3, L3); // avoid clobbering G3
a61af66fc99e Initial load
duke
parents:
diff changeset
877 mov(G4, L4); // avoid clobbering G4
a61af66fc99e Initial load
duke
parents:
diff changeset
878 mov(G5_method, L5); // avoid clobbering G5_method
a61af66fc99e Initial load
duke
parents:
diff changeset
879 #endif /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
880 #if defined(COMPILER2) && !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
881 // Save & restore possible 64-bit Long arguments in G-regs
a61af66fc99e Initial load
duke
parents:
diff changeset
882 srlx(G1,32,L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
883 srlx(G4,32,L6);
a61af66fc99e Initial load
duke
parents:
diff changeset
884 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
885 call(CAST_FROM_FN_PTR(address,verify_thread_subroutine), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
886 delayed()->mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
887
a61af66fc99e Initial load
duke
parents:
diff changeset
888 mov(L1, G1); // Restore G1
a61af66fc99e Initial load
duke
parents:
diff changeset
889 // G2 restored below
a61af66fc99e Initial load
duke
parents:
diff changeset
890 mov(L3, G3); // restore G3
a61af66fc99e Initial load
duke
parents:
diff changeset
891 mov(L4, G4); // restore G4
a61af66fc99e Initial load
duke
parents:
diff changeset
892 mov(L5, G5_method); // restore G5_method
a61af66fc99e Initial load
duke
parents:
diff changeset
893 #if defined(COMPILER2) && !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
894 // Save & restore possible 64-bit Long arguments in G-regs
a61af66fc99e Initial load
duke
parents:
diff changeset
895 sllx(L0,32,G2); // Move old high G1 bits high in G2
a61af66fc99e Initial load
duke
parents:
diff changeset
896 sllx(G1, 0,G1); // Clear current high G1 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
897 or3 (G1,G2,G1); // Recover 64-bit G1
a61af66fc99e Initial load
duke
parents:
diff changeset
898 sllx(L6,32,G2); // Move old high G4 bits high in G2
a61af66fc99e Initial load
duke
parents:
diff changeset
899 sllx(G4, 0,G4); // Clear current high G4 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
900 or3 (G4,G2,G4); // Recover 64-bit G4
a61af66fc99e Initial load
duke
parents:
diff changeset
901 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
902 restore(O0, 0, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
903 }
a61af66fc99e Initial load
duke
parents:
diff changeset
904 }
a61af66fc99e Initial load
duke
parents:
diff changeset
905
a61af66fc99e Initial load
duke
parents:
diff changeset
906
a61af66fc99e Initial load
duke
parents:
diff changeset
907 void MacroAssembler::save_thread(const Register thread_cache) {
a61af66fc99e Initial load
duke
parents:
diff changeset
908 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
909 if (thread_cache->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
910 assert(thread_cache->is_local() || thread_cache->is_in(), "bad volatile");
a61af66fc99e Initial load
duke
parents:
diff changeset
911 mov(G2_thread, thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
912 }
a61af66fc99e Initial load
duke
parents:
diff changeset
913 if (VerifyThread) {
a61af66fc99e Initial load
duke
parents:
diff changeset
914 // smash G2_thread, as if the VM were about to anyway
a61af66fc99e Initial load
duke
parents:
diff changeset
915 set(0x67676767, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
916 }
a61af66fc99e Initial load
duke
parents:
diff changeset
917 }
a61af66fc99e Initial load
duke
parents:
diff changeset
918
a61af66fc99e Initial load
duke
parents:
diff changeset
919
a61af66fc99e Initial load
duke
parents:
diff changeset
920 void MacroAssembler::restore_thread(const Register thread_cache) {
a61af66fc99e Initial load
duke
parents:
diff changeset
921 if (thread_cache->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
922 assert(thread_cache->is_local() || thread_cache->is_in(), "bad volatile");
a61af66fc99e Initial load
duke
parents:
diff changeset
923 mov(thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
924 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
925 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
926 // do it the slow way
a61af66fc99e Initial load
duke
parents:
diff changeset
927 get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
928 }
a61af66fc99e Initial load
duke
parents:
diff changeset
929 }
a61af66fc99e Initial load
duke
parents:
diff changeset
930
a61af66fc99e Initial load
duke
parents:
diff changeset
931
a61af66fc99e Initial load
duke
parents:
diff changeset
932 // %%% maybe get rid of [re]set_last_Java_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
933 void MacroAssembler::set_last_Java_frame(Register last_java_sp, Register last_Java_pc) {
a61af66fc99e Initial load
duke
parents:
diff changeset
934 assert_not_delayed();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
935 Address flags(G2_thread, JavaThread::frame_anchor_offset() +
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
936 JavaFrameAnchor::flags_offset());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
937 Address pc_addr(G2_thread, JavaThread::last_Java_pc_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
938
a61af66fc99e Initial load
duke
parents:
diff changeset
939 // Always set last_Java_pc and flags first because once last_Java_sp is visible
a61af66fc99e Initial load
duke
parents:
diff changeset
940 // has_last_Java_frame is true and users will look at the rest of the fields.
a61af66fc99e Initial load
duke
parents:
diff changeset
941 // (Note: flags should always be zero before we get here so doesn't need to be set.)
a61af66fc99e Initial load
duke
parents:
diff changeset
942
a61af66fc99e Initial load
duke
parents:
diff changeset
943 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
944 // Verify that flags was zeroed on return to Java
a61af66fc99e Initial load
duke
parents:
diff changeset
945 Label PcOk;
a61af66fc99e Initial load
duke
parents:
diff changeset
946 save_frame(0); // to avoid clobbering O0
a61af66fc99e Initial load
duke
parents:
diff changeset
947 ld_ptr(pc_addr, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
948 tst(L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
949 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
950 brx(Assembler::zero, false, Assembler::pt, PcOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
951 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
952 br(Assembler::zero, false, Assembler::pt, PcOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
953 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
954 delayed() -> nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
955 stop("last_Java_pc not zeroed before leaving Java");
a61af66fc99e Initial load
duke
parents:
diff changeset
956 bind(PcOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
957
a61af66fc99e Initial load
duke
parents:
diff changeset
958 // Verify that flags was zeroed on return to Java
a61af66fc99e Initial load
duke
parents:
diff changeset
959 Label FlagsOk;
a61af66fc99e Initial load
duke
parents:
diff changeset
960 ld(flags, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
961 tst(L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
962 br(Assembler::zero, false, Assembler::pt, FlagsOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
963 delayed() -> restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
964 stop("flags not zeroed before leaving Java");
a61af66fc99e Initial load
duke
parents:
diff changeset
965 bind(FlagsOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
966 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
967 //
a61af66fc99e Initial load
duke
parents:
diff changeset
968 // When returning from calling out from Java mode the frame anchor's last_Java_pc
a61af66fc99e Initial load
duke
parents:
diff changeset
969 // will always be set to NULL. It is set here so that if we are doing a call to
a61af66fc99e Initial load
duke
parents:
diff changeset
970 // native (not VM) that we capture the known pc and don't have to rely on the
a61af66fc99e Initial load
duke
parents:
diff changeset
971 // native call having a standard frame linkage where we can find the pc.
a61af66fc99e Initial load
duke
parents:
diff changeset
972
a61af66fc99e Initial load
duke
parents:
diff changeset
973 if (last_Java_pc->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
974 st_ptr(last_Java_pc, pc_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
975 }
a61af66fc99e Initial load
duke
parents:
diff changeset
976
a61af66fc99e Initial load
duke
parents:
diff changeset
977 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
978 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
979 // Make sure that we have an odd stack
a61af66fc99e Initial load
duke
parents:
diff changeset
980 Label StackOk;
a61af66fc99e Initial load
duke
parents:
diff changeset
981 andcc(last_java_sp, 0x01, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
982 br(Assembler::notZero, false, Assembler::pt, StackOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
983 delayed() -> nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
984 stop("Stack Not Biased in set_last_Java_frame");
a61af66fc99e Initial load
duke
parents:
diff changeset
985 bind(StackOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
986 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
987 assert( last_java_sp != G4_scratch, "bad register usage in set_last_Java_frame");
a61af66fc99e Initial load
duke
parents:
diff changeset
988 add( last_java_sp, STACK_BIAS, G4_scratch );
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
989 st_ptr(G4_scratch, G2_thread, JavaThread::last_Java_sp_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
990 #else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
991 st_ptr(last_java_sp, G2_thread, JavaThread::last_Java_sp_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
992 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
993 }
a61af66fc99e Initial load
duke
parents:
diff changeset
994
a61af66fc99e Initial load
duke
parents:
diff changeset
995 void MacroAssembler::reset_last_Java_frame(void) {
a61af66fc99e Initial load
duke
parents:
diff changeset
996 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
997
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
998 Address sp_addr(G2_thread, JavaThread::last_Java_sp_offset());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
999 Address pc_addr(G2_thread, JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1000 Address flags (G2_thread, JavaThread::frame_anchor_offset() + JavaFrameAnchor::flags_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1001
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1003 // check that it WAS previously set
a61af66fc99e Initial load
duke
parents:
diff changeset
1004 #ifdef CC_INTERP
a61af66fc99e Initial load
duke
parents:
diff changeset
1005 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1006 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 save_frame_and_mov(0, Lmethod, Lmethod); // Propagate Lmethod to helper frame for -Xprof
a61af66fc99e Initial load
duke
parents:
diff changeset
1008 #endif /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 ld_ptr(sp_addr, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 tst(L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 breakpoint_trap(Assembler::zero, Assembler::ptr_cc);
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1014
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 st_ptr(G0, sp_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1016 // Always return last_Java_pc to zero
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 st_ptr(G0, pc_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 // Always null flags after return to Java
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 st(G0, flags);
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1021
a61af66fc99e Initial load
duke
parents:
diff changeset
1022
a61af66fc99e Initial load
duke
parents:
diff changeset
1023 void MacroAssembler::call_VM_base(
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 Register oop_result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 Register thread_cache,
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 Register last_java_sp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1027 address entry_point,
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 int number_of_arguments,
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 bool check_exceptions)
a61af66fc99e Initial load
duke
parents:
diff changeset
1030 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1032
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 // determine last_java_sp register
a61af66fc99e Initial load
duke
parents:
diff changeset
1034 if (!last_java_sp->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1035 last_java_sp = SP;
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1037 // debugging support
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 assert(number_of_arguments >= 0 , "cannot have negative number of arguments");
a61af66fc99e Initial load
duke
parents:
diff changeset
1039
a61af66fc99e Initial load
duke
parents:
diff changeset
1040 // 64-bit last_java_sp is biased!
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 set_last_Java_frame(last_java_sp, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 if (VerifyThread) mov(G2_thread, O0); // about to be smashed; pass early
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 save_thread(thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 // do the call
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 call(entry_point, relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 if (!VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 delayed()->mov(G2_thread, O0); // pass thread as first argument
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 else
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 delayed()->nop(); // (thread already passed)
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 restore_thread(thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
1052
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 // check for pending exceptions. use Gtemp as scratch register.
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 if (check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 check_and_forward_exception(Gtemp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1057
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 // get oop result if there is one and reset the value in the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 if (oop_result->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 get_vm_result(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1061 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1063
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 void MacroAssembler::check_and_forward_exception(Register scratch_reg)
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1066 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
1067
a61af66fc99e Initial load
duke
parents:
diff changeset
1068 check_and_handle_popframe(scratch_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 check_and_handle_earlyret(scratch_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1070
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1071 Address exception_addr(G2_thread, Thread::pending_exception_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 ld_ptr(exception_addr, scratch_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 br_null(scratch_reg,false,pt,L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 // we use O7 linkage so that forward_exception_entry has the issuing PC
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 call(StubRoutines::forward_exception_entry(), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1080
a61af66fc99e Initial load
duke
parents:
diff changeset
1081
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 void MacroAssembler::check_and_handle_popframe(Register scratch_reg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1084
a61af66fc99e Initial load
duke
parents:
diff changeset
1085
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 void MacroAssembler::check_and_handle_earlyret(Register scratch_reg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1088
a61af66fc99e Initial load
duke
parents:
diff changeset
1089
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 void MacroAssembler::call_VM(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1091 call_VM_base(oop_result, noreg, noreg, entry_point, number_of_arguments, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1093
a61af66fc99e Initial load
duke
parents:
diff changeset
1094
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 void MacroAssembler::call_VM(Register oop_result, address entry_point, Register arg_1, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 call_VM(oop_result, entry_point, 1, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1100
a61af66fc99e Initial load
duke
parents:
diff changeset
1101
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 void MacroAssembler::call_VM(Register oop_result, address entry_point, Register arg_1, Register arg_2, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 call_VM(oop_result, entry_point, 2, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1108
a61af66fc99e Initial load
duke
parents:
diff changeset
1109
a61af66fc99e Initial load
duke
parents:
diff changeset
1110 void MacroAssembler::call_VM(Register oop_result, address entry_point, Register arg_1, Register arg_2, Register arg_3, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 mov(arg_3, O3); assert(arg_3 != O1 && arg_3 != O2, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 call_VM(oop_result, entry_point, 3, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1117
a61af66fc99e Initial load
duke
parents:
diff changeset
1118
a61af66fc99e Initial load
duke
parents:
diff changeset
1119
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 // Note: The following call_VM overloadings are useful when a "save"
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 // has already been performed by a stub, and the last Java frame is
a61af66fc99e Initial load
duke
parents:
diff changeset
1122 // the previous one. In that case, last_java_sp must be passed as FP
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 // instead of SP.
a61af66fc99e Initial load
duke
parents:
diff changeset
1124
a61af66fc99e Initial load
duke
parents:
diff changeset
1125
a61af66fc99e Initial load
duke
parents:
diff changeset
1126 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, int number_of_arguments, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 call_VM_base(oop_result, noreg, last_java_sp, entry_point, number_of_arguments, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1129
a61af66fc99e Initial load
duke
parents:
diff changeset
1130
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1133 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1134 call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1136
a61af66fc99e Initial load
duke
parents:
diff changeset
1137
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1144
a61af66fc99e Initial load
duke
parents:
diff changeset
1145
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, Register arg_3, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 mov(arg_3, O3); assert(arg_3 != O1 && arg_3 != O2, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1153
a61af66fc99e Initial load
duke
parents:
diff changeset
1154
a61af66fc99e Initial load
duke
parents:
diff changeset
1155
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 void MacroAssembler::call_VM_leaf_base(Register thread_cache, address entry_point, int number_of_arguments) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 save_thread(thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 // do the call
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 call(entry_point, relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 restore_thread(thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1164
a61af66fc99e Initial load
duke
parents:
diff changeset
1165
a61af66fc99e Initial load
duke
parents:
diff changeset
1166 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, int number_of_arguments) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1167 call_VM_leaf_base(thread_cache, entry_point, number_of_arguments);
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1169
a61af66fc99e Initial load
duke
parents:
diff changeset
1170
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, Register arg_1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 mov(arg_1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 call_VM_leaf(thread_cache, entry_point, 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1175
a61af66fc99e Initial load
duke
parents:
diff changeset
1176
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, Register arg_1, Register arg_2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 mov(arg_1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 mov(arg_2, O1); assert(arg_2 != O0, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 call_VM_leaf(thread_cache, entry_point, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1182
a61af66fc99e Initial load
duke
parents:
diff changeset
1183
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, Register arg_1, Register arg_2, Register arg_3) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 mov(arg_1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 mov(arg_2, O1); assert(arg_2 != O0, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 mov(arg_3, O2); assert(arg_3 != O0 && arg_3 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 call_VM_leaf(thread_cache, entry_point, 3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1189 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1190
a61af66fc99e Initial load
duke
parents:
diff changeset
1191
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 void MacroAssembler::get_vm_result(Register oop_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 verify_thread();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1194 Address vm_result_addr(G2_thread, JavaThread::vm_result_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1195 ld_ptr( vm_result_addr, oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 st_ptr(G0, vm_result_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 verify_oop(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1199
a61af66fc99e Initial load
duke
parents:
diff changeset
1200
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 void MacroAssembler::get_vm_result_2(Register oop_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1202 verify_thread();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1203 Address vm_result_addr_2(G2_thread, JavaThread::vm_result_2_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1204 ld_ptr(vm_result_addr_2, oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 st_ptr(G0, vm_result_addr_2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 verify_oop(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1208
a61af66fc99e Initial load
duke
parents:
diff changeset
1209
a61af66fc99e Initial load
duke
parents:
diff changeset
1210 // We require that C code which does not return a value in vm_result will
a61af66fc99e Initial load
duke
parents:
diff changeset
1211 // leave it undisturbed.
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 void MacroAssembler::set_vm_result(Register oop_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 verify_thread();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1214 Address vm_result_addr(G2_thread, JavaThread::vm_result_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 verify_oop(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1216
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 # ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 // Check that we are not overwriting any other oop.
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 #ifdef CC_INTERP
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 save_frame_and_mov(0, Lmethod, Lmethod); // Propagate Lmethod for -Xprof
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 #endif /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 ld_ptr(vm_result_addr, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 tst(L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1226 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 breakpoint_trap(notZero, Assembler::ptr_cc);
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 // }
a61af66fc99e Initial load
duke
parents:
diff changeset
1229 # endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1230
a61af66fc99e Initial load
duke
parents:
diff changeset
1231 st_ptr(oop_result, vm_result_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1233
a61af66fc99e Initial load
duke
parents:
diff changeset
1234
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1235 void MacroAssembler::card_table_write(jbyte* byte_map_base,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1236 Register tmp, Register obj) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 srlx(obj, CardTableModRefBS::card_shift, obj);
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 srl(obj, CardTableModRefBS::card_shift, obj);
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 #endif
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1242 assert(tmp != obj, "need separate temp reg");
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1243 set((address) byte_map_base, tmp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1244 stb(G0, tmp, obj);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1246
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1247
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1248 void MacroAssembler::internal_sethi(const AddressLiteral& addrlit, Register d, bool ForceRelocatable) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 address save_pc;
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 int shiftcnt;
a61af66fc99e Initial load
duke
parents:
diff changeset
1251 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 # ifdef CHECK_DELAY
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1253 assert_not_delayed((char*) "cannot put two instructions in delay slot");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 # endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 v9_dep();
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 save_pc = pc();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1257
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1258 int msb32 = (int) (addrlit.value() >> 32);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1259 int lsb32 = (int) (addrlit.value());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1260
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1261 if (msb32 == 0 && lsb32 >= 0) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1262 Assembler::sethi(lsb32, d, addrlit.rspec());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1264 else if (msb32 == -1) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1265 Assembler::sethi(~lsb32, d, addrlit.rspec());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1266 xor3(d, ~low10(~0), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1268 else {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1269 Assembler::sethi(msb32, d, addrlit.rspec()); // msb 22-bits
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1270 if (msb32 & 0x3ff) // Any bits?
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1271 or3(d, msb32 & 0x3ff, d); // msb 32-bits are now in lsb 32
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1272 if (lsb32 & 0xFFFFFC00) { // done?
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1273 if ((lsb32 >> 20) & 0xfff) { // Any bits set?
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1274 sllx(d, 12, d); // Make room for next 12 bits
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1275 or3(d, (lsb32 >> 20) & 0xfff, d); // Or in next 12
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1276 shiftcnt = 0; // We already shifted
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1277 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 else
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 shiftcnt = 12;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1280 if ((lsb32 >> 10) & 0x3ff) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1281 sllx(d, shiftcnt + 10, d); // Make room for last 10 bits
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1282 or3(d, (lsb32 >> 10) & 0x3ff, d); // Or in next 10
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1283 shiftcnt = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 else
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 shiftcnt = 10;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1287 sllx(d, shiftcnt + 10, d); // Shift leaving disp field 0'd
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1288 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1290 sllx(d, 32, d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1291 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1292 // Pad out the instruction sequence so it can be patched later.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1293 if (ForceRelocatable || (addrlit.rtype() != relocInfo::none &&
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1294 addrlit.rtype() != relocInfo::runtime_call_type)) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1295 while (pc() < (save_pc + (7 * BytesPerInstWord)))
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1297 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1298 #else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1299 Assembler::sethi(addrlit.value(), d, addrlit.rspec());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 #endif
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1301 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1302
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1303
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1304 void MacroAssembler::sethi(const AddressLiteral& addrlit, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1305 internal_sethi(addrlit, d, false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1307
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1308
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1309 void MacroAssembler::patchable_sethi(const AddressLiteral& addrlit, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1310 internal_sethi(addrlit, d, true);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1311 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1312
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1313
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1314 int MacroAssembler::size_of_sethi(address a, bool worst_case) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1315 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1316 if (worst_case) return 7;
a61af66fc99e Initial load
duke
parents:
diff changeset
1317 intptr_t iaddr = (intptr_t)a;
a61af66fc99e Initial load
duke
parents:
diff changeset
1318 int hi32 = (int)(iaddr >> 32);
a61af66fc99e Initial load
duke
parents:
diff changeset
1319 int lo32 = (int)(iaddr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1320 int inst_count;
a61af66fc99e Initial load
duke
parents:
diff changeset
1321 if (hi32 == 0 && lo32 >= 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1322 inst_count = 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1323 else if (hi32 == -1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1324 inst_count = 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1325 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1326 inst_count = 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1327 if ( hi32 & 0x3ff )
a61af66fc99e Initial load
duke
parents:
diff changeset
1328 inst_count++;
a61af66fc99e Initial load
duke
parents:
diff changeset
1329 if ( lo32 & 0xFFFFFC00 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1330 if( (lo32 >> 20) & 0xfff ) inst_count += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1331 if( (lo32 >> 10) & 0x3ff ) inst_count += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1332 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1333 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 return BytesPerInstWord * inst_count;
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1336 return BytesPerInstWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
1337 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1339
a61af66fc99e Initial load
duke
parents:
diff changeset
1340 int MacroAssembler::worst_case_size_of_set() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 return size_of_sethi(NULL, true) + 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1342 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1343
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1344
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1345 void MacroAssembler::internal_set(const AddressLiteral& addrlit, Register d, bool ForceRelocatable) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1346 intptr_t value = addrlit.value();
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1347
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1348 if (!ForceRelocatable && addrlit.rspec().type() == relocInfo::none) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1349 // can optimize
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1350 if (-4096 <= value && value <= 4095) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1351 or3(G0, value, d); // setsw (this leaves upper 32 bits sign-extended)
a61af66fc99e Initial load
duke
parents:
diff changeset
1352 return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1354 if (inv_hi22(hi22(value)) == value) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1355 sethi(addrlit, d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1356 return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1357 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1358 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1359 assert_not_delayed((char*) "cannot put two instructions in delay slot");
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1360 internal_sethi(addrlit, d, ForceRelocatable);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1361 if (ForceRelocatable || addrlit.rspec().type() != relocInfo::none || addrlit.low10() != 0) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1362 add(d, addrlit.low10(), d, addrlit.rspec());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1363 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1364 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1365
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1366 void MacroAssembler::set(const AddressLiteral& al, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1367 internal_set(al, d, false);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1368 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1369
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1370 void MacroAssembler::set(intptr_t value, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1371 AddressLiteral al(value);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1372 internal_set(al, d, false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1373 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1374
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1375 void MacroAssembler::set(address addr, Register d, RelocationHolder const& rspec) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1376 AddressLiteral al(addr, rspec);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1377 internal_set(al, d, false);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1378 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1379
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1380 void MacroAssembler::patchable_set(const AddressLiteral& al, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1381 internal_set(al, d, true);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1382 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1383
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1384 void MacroAssembler::patchable_set(intptr_t value, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1385 AddressLiteral al(value);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1386 internal_set(al, d, true);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1387 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1388
a61af66fc99e Initial load
duke
parents:
diff changeset
1389
a61af66fc99e Initial load
duke
parents:
diff changeset
1390 void MacroAssembler::set64(jlong value, Register d, Register tmp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1391 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1392 v9_dep();
a61af66fc99e Initial load
duke
parents:
diff changeset
1393
a61af66fc99e Initial load
duke
parents:
diff changeset
1394 int hi = (int)(value >> 32);
a61af66fc99e Initial load
duke
parents:
diff changeset
1395 int lo = (int)(value & ~0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1396 // (Matcher::isSimpleConstant64 knows about the following optimizations.)
a61af66fc99e Initial load
duke
parents:
diff changeset
1397 if (Assembler::is_simm13(lo) && value == lo) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1398 or3(G0, lo, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1399 } else if (hi == 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1400 Assembler::sethi(lo, d); // hardware version zero-extends to upper 32
a61af66fc99e Initial load
duke
parents:
diff changeset
1401 if (low10(lo) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1402 or3(d, low10(lo), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1403 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1404 else if (hi == -1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1405 Assembler::sethi(~lo, d); // hardware version zero-extends to upper 32
a61af66fc99e Initial load
duke
parents:
diff changeset
1406 xor3(d, low10(lo) ^ ~low10(~0), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1407 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1408 else if (lo == 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1409 if (Assembler::is_simm13(hi)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1410 or3(G0, hi, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1411 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1412 Assembler::sethi(hi, d); // hardware version zero-extends to upper 32
a61af66fc99e Initial load
duke
parents:
diff changeset
1413 if (low10(hi) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1414 or3(d, low10(hi), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1415 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1416 sllx(d, 32, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1417 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1418 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1419 Assembler::sethi(hi, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1420 Assembler::sethi(lo, d); // macro assembler version sign-extends
a61af66fc99e Initial load
duke
parents:
diff changeset
1421 if (low10(hi) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1422 or3 (tmp, low10(hi), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1423 if (low10(lo) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1424 or3 ( d, low10(lo), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1425 sllx(tmp, 32, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1426 or3 (d, tmp, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1427 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1428 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1429
a61af66fc99e Initial load
duke
parents:
diff changeset
1430 // compute size in bytes of sparc frame, given
a61af66fc99e Initial load
duke
parents:
diff changeset
1431 // number of extraWords
a61af66fc99e Initial load
duke
parents:
diff changeset
1432 int MacroAssembler::total_frame_size_in_bytes(int extraWords) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1433
a61af66fc99e Initial load
duke
parents:
diff changeset
1434 int nWords = frame::memory_parameter_word_sp_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1435
a61af66fc99e Initial load
duke
parents:
diff changeset
1436 nWords += extraWords;
a61af66fc99e Initial load
duke
parents:
diff changeset
1437
a61af66fc99e Initial load
duke
parents:
diff changeset
1438 if (nWords & 1) ++nWords; // round up to double-word
a61af66fc99e Initial load
duke
parents:
diff changeset
1439
a61af66fc99e Initial load
duke
parents:
diff changeset
1440 return nWords * BytesPerWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
1441 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1442
a61af66fc99e Initial load
duke
parents:
diff changeset
1443
a61af66fc99e Initial load
duke
parents:
diff changeset
1444 // save_frame: given number of "extra" words in frame,
a61af66fc99e Initial load
duke
parents:
diff changeset
1445 // issue approp. save instruction (p 200, v8 manual)
a61af66fc99e Initial load
duke
parents:
diff changeset
1446
a61af66fc99e Initial load
duke
parents:
diff changeset
1447 void MacroAssembler::save_frame(int extraWords = 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1448 int delta = -total_frame_size_in_bytes(extraWords);
a61af66fc99e Initial load
duke
parents:
diff changeset
1449 if (is_simm13(delta)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1450 save(SP, delta, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1451 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1452 set(delta, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
1453 save(SP, G3_scratch, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1454 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1455 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1456
a61af66fc99e Initial load
duke
parents:
diff changeset
1457
a61af66fc99e Initial load
duke
parents:
diff changeset
1458 void MacroAssembler::save_frame_c1(int size_in_bytes) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1459 if (is_simm13(-size_in_bytes)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1460 save(SP, -size_in_bytes, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1461 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1462 set(-size_in_bytes, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
1463 save(SP, G3_scratch, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1464 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1465 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1466
a61af66fc99e Initial load
duke
parents:
diff changeset
1467
a61af66fc99e Initial load
duke
parents:
diff changeset
1468 void MacroAssembler::save_frame_and_mov(int extraWords,
a61af66fc99e Initial load
duke
parents:
diff changeset
1469 Register s1, Register d1,
a61af66fc99e Initial load
duke
parents:
diff changeset
1470 Register s2, Register d2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1471 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1472
a61af66fc99e Initial load
duke
parents:
diff changeset
1473 // The trick here is to use precisely the same memory word
a61af66fc99e Initial load
duke
parents:
diff changeset
1474 // that trap handlers also use to save the register.
a61af66fc99e Initial load
duke
parents:
diff changeset
1475 // This word cannot be used for any other purpose, but
a61af66fc99e Initial load
duke
parents:
diff changeset
1476 // it works fine to save the register's value, whether or not
a61af66fc99e Initial load
duke
parents:
diff changeset
1477 // an interrupt flushes register windows at any given moment!
a61af66fc99e Initial load
duke
parents:
diff changeset
1478 Address s1_addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1479 if (s1->is_valid() && (s1->is_in() || s1->is_local())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1480 s1_addr = s1->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
1481 st_ptr(s1, s1_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1482 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1483
a61af66fc99e Initial load
duke
parents:
diff changeset
1484 Address s2_addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1485 if (s2->is_valid() && (s2->is_in() || s2->is_local())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1486 s2_addr = s2->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
1487 st_ptr(s2, s2_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1488 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1489
a61af66fc99e Initial load
duke
parents:
diff changeset
1490 save_frame(extraWords);
a61af66fc99e Initial load
duke
parents:
diff changeset
1491
a61af66fc99e Initial load
duke
parents:
diff changeset
1492 if (s1_addr.base() == SP) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1493 ld_ptr(s1_addr.after_save(), d1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1494 } else if (s1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1495 mov(s1->after_save(), d1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1497
a61af66fc99e Initial load
duke
parents:
diff changeset
1498 if (s2_addr.base() == SP) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1499 ld_ptr(s2_addr.after_save(), d2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1500 } else if (s2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1501 mov(s2->after_save(), d2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1502 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1503 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1504
a61af66fc99e Initial load
duke
parents:
diff changeset
1505
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1506 AddressLiteral MacroAssembler::allocate_oop_address(jobject obj) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1507 assert(oop_recorder() != NULL, "this assembler needs an OopRecorder");
a61af66fc99e Initial load
duke
parents:
diff changeset
1508 int oop_index = oop_recorder()->allocate_index(obj);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1509 return AddressLiteral(obj, oop_Relocation::spec(oop_index));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1510 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1511
a61af66fc99e Initial load
duke
parents:
diff changeset
1512
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1513 AddressLiteral MacroAssembler::constant_oop_address(jobject obj) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1514 assert(oop_recorder() != NULL, "this assembler needs an OopRecorder");
a61af66fc99e Initial load
duke
parents:
diff changeset
1515 int oop_index = oop_recorder()->find_index(obj);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1516 return AddressLiteral(obj, oop_Relocation::spec(oop_index));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1517 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1518
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1519 void MacroAssembler::set_narrow_oop(jobject obj, Register d) {
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1520 assert(oop_recorder() != NULL, "this assembler needs an OopRecorder");
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1521 int oop_index = oop_recorder()->find_index(obj);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1522 RelocationHolder rspec = oop_Relocation::spec(oop_index);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1523
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1524 assert_not_delayed();
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1525 // Relocation with special format (see relocInfo_sparc.hpp).
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1526 relocate(rspec, 1);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1527 // Assembler::sethi(0x3fffff, d);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1528 emit_long( op(branch_op) | rd(d) | op2(sethi_op2) | hi22(0x3fffff) );
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1529 // Don't add relocation for 'add'. Do patching during 'sethi' processing.
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1530 add(d, 0x3ff, d);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1531
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1532 }
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1533
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1534
a61af66fc99e Initial load
duke
parents:
diff changeset
1535 void MacroAssembler::align(int modulus) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1536 while (offset() % modulus != 0) nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1537 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1538
a61af66fc99e Initial load
duke
parents:
diff changeset
1539
a61af66fc99e Initial load
duke
parents:
diff changeset
1540 void MacroAssembler::safepoint() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1541 relocate(breakpoint_Relocation::spec(breakpoint_Relocation::safepoint));
a61af66fc99e Initial load
duke
parents:
diff changeset
1542 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1543
a61af66fc99e Initial load
duke
parents:
diff changeset
1544
a61af66fc99e Initial load
duke
parents:
diff changeset
1545 void RegistersForDebugging::print(outputStream* s) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1546 int j;
a61af66fc99e Initial load
duke
parents:
diff changeset
1547 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1548 if ( j != 6 ) s->print_cr("i%d = 0x%.16lx", j, i[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1549 else s->print_cr( "fp = 0x%.16lx", i[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1550 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1551
a61af66fc99e Initial load
duke
parents:
diff changeset
1552 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1553 s->print_cr("l%d = 0x%.16lx", j, l[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1554 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1555
a61af66fc99e Initial load
duke
parents:
diff changeset
1556 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1557 if ( j != 6 ) s->print_cr("o%d = 0x%.16lx", j, o[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1558 else s->print_cr( "sp = 0x%.16lx", o[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1559 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1560
a61af66fc99e Initial load
duke
parents:
diff changeset
1561 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1562 s->print_cr("g%d = 0x%.16lx", j, g[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1563 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1564
a61af66fc99e Initial load
duke
parents:
diff changeset
1565 // print out floats with compression
a61af66fc99e Initial load
duke
parents:
diff changeset
1566 for (j = 0; j < 32; ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1567 jfloat val = f[j];
a61af66fc99e Initial load
duke
parents:
diff changeset
1568 int last = j;
a61af66fc99e Initial load
duke
parents:
diff changeset
1569 for ( ; last+1 < 32; ++last ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1570 char b1[1024], b2[1024];
a61af66fc99e Initial load
duke
parents:
diff changeset
1571 sprintf(b1, "%f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1572 sprintf(b2, "%f", f[last+1]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1573 if (strcmp(b1, b2))
a61af66fc99e Initial load
duke
parents:
diff changeset
1574 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1575 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1576 s->print("f%d", j);
a61af66fc99e Initial load
duke
parents:
diff changeset
1577 if ( j != last ) s->print(" - f%d", last);
a61af66fc99e Initial load
duke
parents:
diff changeset
1578 s->print(" = %f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1579 s->fill_to(25);
a61af66fc99e Initial load
duke
parents:
diff changeset
1580 s->print_cr(" (0x%x)", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1581 j = last + 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1582 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1583 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1584
a61af66fc99e Initial load
duke
parents:
diff changeset
1585 // and doubles (evens only)
a61af66fc99e Initial load
duke
parents:
diff changeset
1586 for (j = 0; j < 32; ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1587 jdouble val = d[j];
a61af66fc99e Initial load
duke
parents:
diff changeset
1588 int last = j;
a61af66fc99e Initial load
duke
parents:
diff changeset
1589 for ( ; last+1 < 32; ++last ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1590 char b1[1024], b2[1024];
a61af66fc99e Initial load
duke
parents:
diff changeset
1591 sprintf(b1, "%f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1592 sprintf(b2, "%f", d[last+1]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1593 if (strcmp(b1, b2))
a61af66fc99e Initial load
duke
parents:
diff changeset
1594 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1595 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1596 s->print("d%d", 2 * j);
a61af66fc99e Initial load
duke
parents:
diff changeset
1597 if ( j != last ) s->print(" - d%d", last);
a61af66fc99e Initial load
duke
parents:
diff changeset
1598 s->print(" = %f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1599 s->fill_to(30);
a61af66fc99e Initial load
duke
parents:
diff changeset
1600 s->print("(0x%x)", *(int*)&val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1601 s->fill_to(42);
a61af66fc99e Initial load
duke
parents:
diff changeset
1602 s->print_cr("(0x%x)", *(1 + (int*)&val));
a61af66fc99e Initial load
duke
parents:
diff changeset
1603 j = last + 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1604 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1605 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1606 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1607
a61af66fc99e Initial load
duke
parents:
diff changeset
1608 void RegistersForDebugging::save_registers(MacroAssembler* a) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1609 a->sub(FP, round_to(sizeof(RegistersForDebugging), sizeof(jdouble)) - STACK_BIAS, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1610 a->flush_windows();
a61af66fc99e Initial load
duke
parents:
diff changeset
1611 int i;
a61af66fc99e Initial load
duke
parents:
diff changeset
1612 for (i = 0; i < 8; ++i) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1613 a->ld_ptr(as_iRegister(i)->address_in_saved_window().after_save(), L1); a->st_ptr( L1, O0, i_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1614 a->ld_ptr(as_lRegister(i)->address_in_saved_window().after_save(), L1); a->st_ptr( L1, O0, l_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1615 a->st_ptr(as_oRegister(i)->after_save(), O0, o_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1616 a->st_ptr(as_gRegister(i)->after_save(), O0, g_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1617 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1618 for (i = 0; i < 32; ++i) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1619 a->stf(FloatRegisterImpl::S, as_FloatRegister(i), O0, f_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1620 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1621 for (i = 0; i < (VM_Version::v9_instructions_work() ? 64 : 32); i += 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1622 a->stf(FloatRegisterImpl::D, as_FloatRegister(i), O0, d_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1623 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1624 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1625
a61af66fc99e Initial load
duke
parents:
diff changeset
1626 void RegistersForDebugging::restore_registers(MacroAssembler* a, Register r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1627 for (int i = 1; i < 8; ++i) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1628 a->ld_ptr(r, g_offset(i), as_gRegister(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1629 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1630 for (int j = 0; j < 32; ++j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1631 a->ldf(FloatRegisterImpl::S, O0, f_offset(j), as_FloatRegister(j));
a61af66fc99e Initial load
duke
parents:
diff changeset
1632 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1633 for (int k = 0; k < (VM_Version::v9_instructions_work() ? 64 : 32); k += 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1634 a->ldf(FloatRegisterImpl::D, O0, d_offset(k), as_FloatRegister(k));
a61af66fc99e Initial load
duke
parents:
diff changeset
1635 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1636 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1637
a61af66fc99e Initial load
duke
parents:
diff changeset
1638
a61af66fc99e Initial load
duke
parents:
diff changeset
1639 // pushes double TOS element of FPU stack on CPU stack; pops from FPU stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1640 void MacroAssembler::push_fTOS() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1641 // %%%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
1642 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1643
a61af66fc99e Initial load
duke
parents:
diff changeset
1644 // pops double TOS element from CPU stack and pushes on FPU stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1645 void MacroAssembler::pop_fTOS() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1646 // %%%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
1647 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1648
a61af66fc99e Initial load
duke
parents:
diff changeset
1649 void MacroAssembler::empty_FPU_stack() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1650 // %%%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
1651 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1652
a61af66fc99e Initial load
duke
parents:
diff changeset
1653 void MacroAssembler::_verify_oop(Register reg, const char* msg, const char * file, int line) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1654 // plausibility check for oops
a61af66fc99e Initial load
duke
parents:
diff changeset
1655 if (!VerifyOops) return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1656
a61af66fc99e Initial load
duke
parents:
diff changeset
1657 if (reg == G0) return; // always NULL, which is always an oop
a61af66fc99e Initial load
duke
parents:
diff changeset
1658
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1659 char buffer[64];
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1660 #ifdef COMPILER1
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1661 if (CommentedAssembly) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1662 snprintf(buffer, sizeof(buffer), "verify_oop at %d", offset());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1663 block_comment(buffer);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1664 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1665 #endif
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1666
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1667 int len = strlen(file) + strlen(msg) + 1 + 4;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1668 sprintf(buffer, "%d", line);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1669 len += strlen(buffer);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1670 sprintf(buffer, " at offset %d ", offset());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1671 len += strlen(buffer);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1672 char * real_msg = new char[len];
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1673 sprintf(real_msg, "%s%s(%s:%d)", msg, buffer, file, line);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1674
a61af66fc99e Initial load
duke
parents:
diff changeset
1675 // Call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1676 AddressLiteral a(StubRoutines::verify_oop_subroutine_entry_address());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1677
a61af66fc99e Initial load
duke
parents:
diff changeset
1678 // Make some space on stack above the current register window.
a61af66fc99e Initial load
duke
parents:
diff changeset
1679 // Enough to hold 8 64-bit registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
1680 add(SP,-8*8,SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1681
a61af66fc99e Initial load
duke
parents:
diff changeset
1682 // Save some 64-bit registers; a normal 'save' chops the heads off
a61af66fc99e Initial load
duke
parents:
diff changeset
1683 // of 64-bit longs in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
1684 stx(O0,SP,frame::register_save_words*wordSize+STACK_BIAS+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1685 stx(O1,SP,frame::register_save_words*wordSize+STACK_BIAS+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1686 mov(reg,O0); // Move arg into O0; arg might be in O7 which is about to be crushed
a61af66fc99e Initial load
duke
parents:
diff changeset
1687 stx(O7,SP,frame::register_save_words*wordSize+STACK_BIAS+7*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1688
a61af66fc99e Initial load
duke
parents:
diff changeset
1689 set((intptr_t)real_msg, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1690 // Load address to call to into O7
a61af66fc99e Initial load
duke
parents:
diff changeset
1691 load_ptr_contents(a, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1692 // Register call to verify_oop_subroutine
a61af66fc99e Initial load
duke
parents:
diff changeset
1693 callr(O7, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1694 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1695 // recover frame size
a61af66fc99e Initial load
duke
parents:
diff changeset
1696 add(SP, 8*8,SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1697 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1698
a61af66fc99e Initial load
duke
parents:
diff changeset
1699 void MacroAssembler::_verify_oop_addr(Address addr, const char* msg, const char * file, int line) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1700 // plausibility check for oops
a61af66fc99e Initial load
duke
parents:
diff changeset
1701 if (!VerifyOops) return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1702
a61af66fc99e Initial load
duke
parents:
diff changeset
1703 char buffer[64];
a61af66fc99e Initial load
duke
parents:
diff changeset
1704 sprintf(buffer, "%d", line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1705 int len = strlen(file) + strlen(msg) + 1 + 4 + strlen(buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
1706 sprintf(buffer, " at SP+%d ", addr.disp());
a61af66fc99e Initial load
duke
parents:
diff changeset
1707 len += strlen(buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
1708 char * real_msg = new char[len];
a61af66fc99e Initial load
duke
parents:
diff changeset
1709 sprintf(real_msg, "%s at SP+%d (%s:%d)", msg, addr.disp(), file, line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1710
a61af66fc99e Initial load
duke
parents:
diff changeset
1711 // Call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1712 AddressLiteral a(StubRoutines::verify_oop_subroutine_entry_address());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1713
a61af66fc99e Initial load
duke
parents:
diff changeset
1714 // Make some space on stack above the current register window.
a61af66fc99e Initial load
duke
parents:
diff changeset
1715 // Enough to hold 8 64-bit registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
1716 add(SP,-8*8,SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1717
a61af66fc99e Initial load
duke
parents:
diff changeset
1718 // Save some 64-bit registers; a normal 'save' chops the heads off
a61af66fc99e Initial load
duke
parents:
diff changeset
1719 // of 64-bit longs in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
1720 stx(O0,SP,frame::register_save_words*wordSize+STACK_BIAS+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1721 stx(O1,SP,frame::register_save_words*wordSize+STACK_BIAS+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1722 ld_ptr(addr.base(), addr.disp() + 8*8, O0); // Load arg into O0; arg might be in O7 which is about to be crushed
a61af66fc99e Initial load
duke
parents:
diff changeset
1723 stx(O7,SP,frame::register_save_words*wordSize+STACK_BIAS+7*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1724
a61af66fc99e Initial load
duke
parents:
diff changeset
1725 set((intptr_t)real_msg, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1726 // Load address to call to into O7
a61af66fc99e Initial load
duke
parents:
diff changeset
1727 load_ptr_contents(a, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1728 // Register call to verify_oop_subroutine
a61af66fc99e Initial load
duke
parents:
diff changeset
1729 callr(O7, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1730 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1731 // recover frame size
a61af66fc99e Initial load
duke
parents:
diff changeset
1732 add(SP, 8*8,SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1733 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1734
a61af66fc99e Initial load
duke
parents:
diff changeset
1735 // side-door communication with signalHandler in os_solaris.cpp
a61af66fc99e Initial load
duke
parents:
diff changeset
1736 address MacroAssembler::_verify_oop_implicit_branch[3] = { NULL };
a61af66fc99e Initial load
duke
parents:
diff changeset
1737
a61af66fc99e Initial load
duke
parents:
diff changeset
1738 // This macro is expanded just once; it creates shared code. Contract:
a61af66fc99e Initial load
duke
parents:
diff changeset
1739 // receives an oop in O0. Must restore O0 & O7 from TLS. Must not smash ANY
a61af66fc99e Initial load
duke
parents:
diff changeset
1740 // registers, including flags. May not use a register 'save', as this blows
a61af66fc99e Initial load
duke
parents:
diff changeset
1741 // the high bits of the O-regs if they contain Long values. Acts as a 'leaf'
a61af66fc99e Initial load
duke
parents:
diff changeset
1742 // call.
a61af66fc99e Initial load
duke
parents:
diff changeset
1743 void MacroAssembler::verify_oop_subroutine() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1744 assert( VM_Version::v9_instructions_work(), "VerifyOops not supported for V8" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1745
a61af66fc99e Initial load
duke
parents:
diff changeset
1746 // Leaf call; no frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
1747 Label succeed, fail, null_or_fail;
a61af66fc99e Initial load
duke
parents:
diff changeset
1748
a61af66fc99e Initial load
duke
parents:
diff changeset
1749 // O0 and O7 were saved already (O0 in O0's TLS home, O7 in O5's TLS home).
a61af66fc99e Initial load
duke
parents:
diff changeset
1750 // O0 is now the oop to be checked. O7 is the return address.
a61af66fc99e Initial load
duke
parents:
diff changeset
1751 Register O0_obj = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1752
a61af66fc99e Initial load
duke
parents:
diff changeset
1753 // Save some more registers for temps.
a61af66fc99e Initial load
duke
parents:
diff changeset
1754 stx(O2,SP,frame::register_save_words*wordSize+STACK_BIAS+2*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1755 stx(O3,SP,frame::register_save_words*wordSize+STACK_BIAS+3*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1756 stx(O4,SP,frame::register_save_words*wordSize+STACK_BIAS+4*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1757 stx(O5,SP,frame::register_save_words*wordSize+STACK_BIAS+5*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1758
a61af66fc99e Initial load
duke
parents:
diff changeset
1759 // Save flags
a61af66fc99e Initial load
duke
parents:
diff changeset
1760 Register O5_save_flags = O5;
a61af66fc99e Initial load
duke
parents:
diff changeset
1761 rdccr( O5_save_flags );
a61af66fc99e Initial load
duke
parents:
diff changeset
1762
a61af66fc99e Initial load
duke
parents:
diff changeset
1763 { // count number of verifies
a61af66fc99e Initial load
duke
parents:
diff changeset
1764 Register O2_adr = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1765 Register O3_accum = O3;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1766 inc_counter(StubRoutines::verify_oop_count_addr(), O2_adr, O3_accum);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1767 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1768
a61af66fc99e Initial load
duke
parents:
diff changeset
1769 Register O2_mask = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1770 Register O3_bits = O3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1771 Register O4_temp = O4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1772
a61af66fc99e Initial load
duke
parents:
diff changeset
1773 // mark lower end of faulting range
a61af66fc99e Initial load
duke
parents:
diff changeset
1774 assert(_verify_oop_implicit_branch[0] == NULL, "set once");
a61af66fc99e Initial load
duke
parents:
diff changeset
1775 _verify_oop_implicit_branch[0] = pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1776
a61af66fc99e Initial load
duke
parents:
diff changeset
1777 // We can't check the mark oop because it could be in the process of
a61af66fc99e Initial load
duke
parents:
diff changeset
1778 // locking or unlocking while this is running.
a61af66fc99e Initial load
duke
parents:
diff changeset
1779 set(Universe::verify_oop_mask (), O2_mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
1780 set(Universe::verify_oop_bits (), O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1781
a61af66fc99e Initial load
duke
parents:
diff changeset
1782 // assert((obj & oop_mask) == oop_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1783 and3(O0_obj, O2_mask, O4_temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1784 cmp(O4_temp, O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1785 brx(notEqual, false, pn, null_or_fail);
a61af66fc99e Initial load
duke
parents:
diff changeset
1786 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1787
a61af66fc99e Initial load
duke
parents:
diff changeset
1788 if ((NULL_WORD & Universe::verify_oop_mask()) == Universe::verify_oop_bits()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1789 // the null_or_fail case is useless; must test for null separately
a61af66fc99e Initial load
duke
parents:
diff changeset
1790 br_null(O0_obj, false, pn, succeed);
a61af66fc99e Initial load
duke
parents:
diff changeset
1791 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1792 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1793
a61af66fc99e Initial load
duke
parents:
diff changeset
1794 // Check the klassOop of this object for being in the right area of memory.
a61af66fc99e Initial load
duke
parents:
diff changeset
1795 // Cannot do the load in the delay above slot in case O0 is null
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1796 load_klass(O0_obj, O0_obj);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1797 // assert((klass & klass_mask) == klass_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1798 if( Universe::verify_klass_mask() != Universe::verify_oop_mask() )
a61af66fc99e Initial load
duke
parents:
diff changeset
1799 set(Universe::verify_klass_mask(), O2_mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
1800 if( Universe::verify_klass_bits() != Universe::verify_oop_bits() )
a61af66fc99e Initial load
duke
parents:
diff changeset
1801 set(Universe::verify_klass_bits(), O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1802 and3(O0_obj, O2_mask, O4_temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1803 cmp(O4_temp, O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1804 brx(notEqual, false, pn, fail);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1805 delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1806 // Check the klass's klass
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1807 load_klass(O0_obj, O0_obj);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1808 and3(O0_obj, O2_mask, O4_temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1809 cmp(O4_temp, O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1810 brx(notEqual, false, pn, fail);
a61af66fc99e Initial load
duke
parents:
diff changeset
1811 delayed()->wrccr( O5_save_flags ); // Restore CCR's
a61af66fc99e Initial load
duke
parents:
diff changeset
1812
a61af66fc99e Initial load
duke
parents:
diff changeset
1813 // mark upper end of faulting range
a61af66fc99e Initial load
duke
parents:
diff changeset
1814 _verify_oop_implicit_branch[1] = pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1815
a61af66fc99e Initial load
duke
parents:
diff changeset
1816 //-----------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1817 // all tests pass
a61af66fc99e Initial load
duke
parents:
diff changeset
1818 bind(succeed);
a61af66fc99e Initial load
duke
parents:
diff changeset
1819
a61af66fc99e Initial load
duke
parents:
diff changeset
1820 // Restore prior 64-bit registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1821 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+0*8,O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1822 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+1*8,O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1823 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+2*8,O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1824 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+3*8,O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1825 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+4*8,O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1826 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+5*8,O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1827
a61af66fc99e Initial load
duke
parents:
diff changeset
1828 retl(); // Leaf return; restore prior O7 in delay slot
a61af66fc99e Initial load
duke
parents:
diff changeset
1829 delayed()->ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+7*8,O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1830
a61af66fc99e Initial load
duke
parents:
diff changeset
1831 //-----------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1832 bind(null_or_fail); // nulls are less common but OK
a61af66fc99e Initial load
duke
parents:
diff changeset
1833 br_null(O0_obj, false, pt, succeed);
a61af66fc99e Initial load
duke
parents:
diff changeset
1834 delayed()->wrccr( O5_save_flags ); // Restore CCR's
a61af66fc99e Initial load
duke
parents:
diff changeset
1835
a61af66fc99e Initial load
duke
parents:
diff changeset
1836 //-----------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1837 // report failure:
a61af66fc99e Initial load
duke
parents:
diff changeset
1838 bind(fail);
a61af66fc99e Initial load
duke
parents:
diff changeset
1839 _verify_oop_implicit_branch[2] = pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1840
a61af66fc99e Initial load
duke
parents:
diff changeset
1841 wrccr( O5_save_flags ); // Restore CCR's
a61af66fc99e Initial load
duke
parents:
diff changeset
1842
a61af66fc99e Initial load
duke
parents:
diff changeset
1843 save_frame(::round_to(sizeof(RegistersForDebugging) / BytesPerWord, 2));
a61af66fc99e Initial load
duke
parents:
diff changeset
1844
a61af66fc99e Initial load
duke
parents:
diff changeset
1845 // stop_subroutine expects message pointer in I1.
a61af66fc99e Initial load
duke
parents:
diff changeset
1846 mov(I1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1847
a61af66fc99e Initial load
duke
parents:
diff changeset
1848 // Restore prior 64-bit registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1849 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+0*8,I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1850 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+1*8,I1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1851 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+2*8,I2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1852 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+3*8,I3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1853 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+4*8,I4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1854 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+5*8,I5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1855
a61af66fc99e Initial load
duke
parents:
diff changeset
1856 // factor long stop-sequence into subroutine to save space
a61af66fc99e Initial load
duke
parents:
diff changeset
1857 assert(StubRoutines::Sparc::stop_subroutine_entry_address(), "hasn't been generated yet");
a61af66fc99e Initial load
duke
parents:
diff changeset
1858
a61af66fc99e Initial load
duke
parents:
diff changeset
1859 // call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1860 AddressLiteral al(StubRoutines::Sparc::stop_subroutine_entry_address());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1861 load_ptr_contents(al, O5);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1862 jmpl(O5, 0, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1863 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1864 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1865
a61af66fc99e Initial load
duke
parents:
diff changeset
1866
a61af66fc99e Initial load
duke
parents:
diff changeset
1867 void MacroAssembler::stop(const char* msg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1868 // save frame first to get O7 for return address
a61af66fc99e Initial load
duke
parents:
diff changeset
1869 // add one word to size in case struct is odd number of words long
a61af66fc99e Initial load
duke
parents:
diff changeset
1870 // It must be doubleword-aligned for storing doubles into it.
a61af66fc99e Initial load
duke
parents:
diff changeset
1871
a61af66fc99e Initial load
duke
parents:
diff changeset
1872 save_frame(::round_to(sizeof(RegistersForDebugging) / BytesPerWord, 2));
a61af66fc99e Initial load
duke
parents:
diff changeset
1873
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 // stop_subroutine expects message pointer in I1.
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 set((intptr_t)msg, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1876
a61af66fc99e Initial load
duke
parents:
diff changeset
1877 // factor long stop-sequence into subroutine to save space
a61af66fc99e Initial load
duke
parents:
diff changeset
1878 assert(StubRoutines::Sparc::stop_subroutine_entry_address(), "hasn't been generated yet");
a61af66fc99e Initial load
duke
parents:
diff changeset
1879
a61af66fc99e Initial load
duke
parents:
diff changeset
1880 // call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1881 AddressLiteral a(StubRoutines::Sparc::stop_subroutine_entry_address());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1882 load_ptr_contents(a, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1883 jmpl(O5, 0, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1884 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1885
a61af66fc99e Initial load
duke
parents:
diff changeset
1886 breakpoint_trap(); // make stop actually stop rather than writing
a61af66fc99e Initial load
duke
parents:
diff changeset
1887 // unnoticeable results in the output files.
a61af66fc99e Initial load
duke
parents:
diff changeset
1888
a61af66fc99e Initial load
duke
parents:
diff changeset
1889 // restore(); done in callee to save space!
a61af66fc99e Initial load
duke
parents:
diff changeset
1890 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1891
a61af66fc99e Initial load
duke
parents:
diff changeset
1892
a61af66fc99e Initial load
duke
parents:
diff changeset
1893 void MacroAssembler::warn(const char* msg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1894 save_frame(::round_to(sizeof(RegistersForDebugging) / BytesPerWord, 2));
a61af66fc99e Initial load
duke
parents:
diff changeset
1895 RegistersForDebugging::save_registers(this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1896 mov(O0, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1897 set((intptr_t)msg, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1898 call( CAST_FROM_FN_PTR(address, warning) );
a61af66fc99e Initial load
duke
parents:
diff changeset
1899 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1900 // ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
1901 // delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1902 RegistersForDebugging::restore_registers(this, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1903 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1904 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1905
a61af66fc99e Initial load
duke
parents:
diff changeset
1906
a61af66fc99e Initial load
duke
parents:
diff changeset
1907 void MacroAssembler::untested(const char* what) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1908 // We must be able to turn interactive prompting off
a61af66fc99e Initial load
duke
parents:
diff changeset
1909 // in order to run automated test scripts on the VM
a61af66fc99e Initial load
duke
parents:
diff changeset
1910 // Use the flag ShowMessageBoxOnError
a61af66fc99e Initial load
duke
parents:
diff changeset
1911
a61af66fc99e Initial load
duke
parents:
diff changeset
1912 char* b = new char[1024];
a61af66fc99e Initial load
duke
parents:
diff changeset
1913 sprintf(b, "untested: %s", what);
a61af66fc99e Initial load
duke
parents:
diff changeset
1914
a61af66fc99e Initial load
duke
parents:
diff changeset
1915 if ( ShowMessageBoxOnError ) stop(b);
a61af66fc99e Initial load
duke
parents:
diff changeset
1916 else warn(b);
a61af66fc99e Initial load
duke
parents:
diff changeset
1917 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1918
a61af66fc99e Initial load
duke
parents:
diff changeset
1919
a61af66fc99e Initial load
duke
parents:
diff changeset
1920 void MacroAssembler::stop_subroutine() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1921 RegistersForDebugging::save_registers(this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1922
a61af66fc99e Initial load
duke
parents:
diff changeset
1923 // for the sake of the debugger, stick a PC on the current frame
a61af66fc99e Initial load
duke
parents:
diff changeset
1924 // (this assumes that the caller has performed an extra "save")
a61af66fc99e Initial load
duke
parents:
diff changeset
1925 mov(I7, L7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1926 add(O7, -7 * BytesPerInt, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1927
a61af66fc99e Initial load
duke
parents:
diff changeset
1928 save_frame(); // one more save to free up another O7 register
a61af66fc99e Initial load
duke
parents:
diff changeset
1929 mov(I0, O1); // addr of reg save area
a61af66fc99e Initial load
duke
parents:
diff changeset
1930
a61af66fc99e Initial load
duke
parents:
diff changeset
1931 // We expect pointer to message in I1. Caller must set it up in O1
a61af66fc99e Initial load
duke
parents:
diff changeset
1932 mov(I1, O0); // get msg
a61af66fc99e Initial load
duke
parents:
diff changeset
1933 call (CAST_FROM_FN_PTR(address, MacroAssembler::debug), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1934 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1935
a61af66fc99e Initial load
duke
parents:
diff changeset
1936 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1937
a61af66fc99e Initial load
duke
parents:
diff changeset
1938 RegistersForDebugging::restore_registers(this, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1939
a61af66fc99e Initial load
duke
parents:
diff changeset
1940 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1941 call(CAST_FROM_FN_PTR(address,breakpoint));
a61af66fc99e Initial load
duke
parents:
diff changeset
1942 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1943 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1944
a61af66fc99e Initial load
duke
parents:
diff changeset
1945 mov(L7, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1946 retl();
a61af66fc99e Initial load
duke
parents:
diff changeset
1947 delayed()->restore(); // see stop above
a61af66fc99e Initial load
duke
parents:
diff changeset
1948 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1949
a61af66fc99e Initial load
duke
parents:
diff changeset
1950
a61af66fc99e Initial load
duke
parents:
diff changeset
1951 void MacroAssembler::debug(char* msg, RegistersForDebugging* regs) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1952 if ( ShowMessageBoxOnError ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1953 JavaThreadState saved_state = JavaThread::current()->thread_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
1954 JavaThread::current()->set_thread_state(_thread_in_vm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1955 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1956 // In order to get locks work, we need to fake a in_VM state
a61af66fc99e Initial load
duke
parents:
diff changeset
1957 ttyLocker ttyl;
a61af66fc99e Initial load
duke
parents:
diff changeset
1958 ::tty->print_cr("EXECUTION STOPPED: %s\n", msg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1959 if (CountBytecodes || TraceBytecodes || StopInterpreterAt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1960 ::tty->print_cr("Interpreter::bytecode_counter = %d", BytecodeCounter::counter_value());
a61af66fc99e Initial load
duke
parents:
diff changeset
1961 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1962 if (os::message_box(msg, "Execution stopped, print registers?"))
a61af66fc99e Initial load
duke
parents:
diff changeset
1963 regs->print(::tty);
a61af66fc99e Initial load
duke
parents:
diff changeset
1964 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1965 ThreadStateTransition::transition(JavaThread::current(), _thread_in_vm, saved_state);
a61af66fc99e Initial load
duke
parents:
diff changeset
1966 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1967 else
a61af66fc99e Initial load
duke
parents:
diff changeset
1968 ::tty->print_cr("=============== DEBUG MESSAGE: %s ================\n", msg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1969 assert(false, "error");
a61af66fc99e Initial load
duke
parents:
diff changeset
1970 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1971
a61af66fc99e Initial load
duke
parents:
diff changeset
1972
a61af66fc99e Initial load
duke
parents:
diff changeset
1973 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
1974 void MacroAssembler::test() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1975 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
1976
a61af66fc99e Initial load
duke
parents:
diff changeset
1977 CodeBuffer cb("test", 10000, 10000);
a61af66fc99e Initial load
duke
parents:
diff changeset
1978 MacroAssembler* a = new MacroAssembler(&cb);
a61af66fc99e Initial load
duke
parents:
diff changeset
1979 VM_Version::allow_all();
a61af66fc99e Initial load
duke
parents:
diff changeset
1980 a->test_v9();
a61af66fc99e Initial load
duke
parents:
diff changeset
1981 a->test_v8_onlys();
a61af66fc99e Initial load
duke
parents:
diff changeset
1982 VM_Version::revert();
a61af66fc99e Initial load
duke
parents:
diff changeset
1983
a61af66fc99e Initial load
duke
parents:
diff changeset
1984 StubRoutines::Sparc::test_stop_entry()();
a61af66fc99e Initial load
duke
parents:
diff changeset
1985 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1986 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1987
a61af66fc99e Initial load
duke
parents:
diff changeset
1988
a61af66fc99e Initial load
duke
parents:
diff changeset
1989 void MacroAssembler::calc_mem_param_words(Register Rparam_words, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1990 subcc( Rparam_words, Argument::n_register_parameters, Rresult); // how many mem words?
a61af66fc99e Initial load
duke
parents:
diff changeset
1991 Label no_extras;
a61af66fc99e Initial load
duke
parents:
diff changeset
1992 br( negative, true, pt, no_extras ); // if neg, clear reg
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1993 delayed()->set(0, Rresult); // annuled, so only if taken
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1994 bind( no_extras );
a61af66fc99e Initial load
duke
parents:
diff changeset
1995 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1996
a61af66fc99e Initial load
duke
parents:
diff changeset
1997
a61af66fc99e Initial load
duke
parents:
diff changeset
1998 void MacroAssembler::calc_frame_size(Register Rextra_words, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1999 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2000 add(Rextra_words, frame::memory_parameter_word_sp_offset, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2001 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2002 add(Rextra_words, frame::memory_parameter_word_sp_offset + 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2003 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2004 bclr(1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2005 sll(Rresult, LogBytesPerWord, Rresult); // Rresult has total frame bytes
a61af66fc99e Initial load
duke
parents:
diff changeset
2006 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2007
a61af66fc99e Initial load
duke
parents:
diff changeset
2008
a61af66fc99e Initial load
duke
parents:
diff changeset
2009 void MacroAssembler::calc_frame_size_and_save(Register Rextra_words, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2010 calc_frame_size(Rextra_words, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2011 neg(Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2012 save(SP, Rresult, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
2013 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2014
a61af66fc99e Initial load
duke
parents:
diff changeset
2015
a61af66fc99e Initial load
duke
parents:
diff changeset
2016 // ---------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2017 Assembler::RCondition cond2rcond(Assembler::Condition c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2018 switch (c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2019 /*case zero: */
a61af66fc99e Initial load
duke
parents:
diff changeset
2020 case Assembler::equal: return Assembler::rc_z;
a61af66fc99e Initial load
duke
parents:
diff changeset
2021 case Assembler::lessEqual: return Assembler::rc_lez;
a61af66fc99e Initial load
duke
parents:
diff changeset
2022 case Assembler::less: return Assembler::rc_lz;
a61af66fc99e Initial load
duke
parents:
diff changeset
2023 /*case notZero:*/
a61af66fc99e Initial load
duke
parents:
diff changeset
2024 case Assembler::notEqual: return Assembler::rc_nz;
a61af66fc99e Initial load
duke
parents:
diff changeset
2025 case Assembler::greater: return Assembler::rc_gz;
a61af66fc99e Initial load
duke
parents:
diff changeset
2026 case Assembler::greaterEqual: return Assembler::rc_gez;
a61af66fc99e Initial load
duke
parents:
diff changeset
2027 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2028 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
2029 return Assembler::rc_z;
a61af66fc99e Initial load
duke
parents:
diff changeset
2030 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2031
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 // compares register with zero and branches. NOT FOR USE WITH 64-bit POINTERS
a61af66fc99e Initial load
duke
parents:
diff changeset
2033 void MacroAssembler::br_zero( Condition c, bool a, Predict p, Register s1, Label& L) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2034 tst(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2035 br (c, a, p, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2036 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2037
a61af66fc99e Initial load
duke
parents:
diff changeset
2038
a61af66fc99e Initial load
duke
parents:
diff changeset
2039 // Compares a pointer register with zero and branches on null.
a61af66fc99e Initial load
duke
parents:
diff changeset
2040 // Does a test & branch on 32-bit systems and a register-branch on 64-bit.
a61af66fc99e Initial load
duke
parents:
diff changeset
2041 void MacroAssembler::br_null( Register s1, bool a, Predict p, Label& L ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2042 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
2043 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2044 bpr( rc_z, a, p, s1, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2045 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2046 tst(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2047 br ( zero, a, p, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2048 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2049 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2050
a61af66fc99e Initial load
duke
parents:
diff changeset
2051 void MacroAssembler::br_notnull( Register s1, bool a, Predict p, Label& L ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2052 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
2053 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2054 bpr( rc_nz, a, p, s1, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2055 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2056 tst(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2057 br ( notZero, a, p, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2058 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2059 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2060
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2061 void MacroAssembler::br_on_reg_cond( RCondition rc, bool a, Predict p,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2062 Register s1, address d,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2063 relocInfo::relocType rt ) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2064 if (VM_Version::v9_instructions_work()) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2065 bpr(rc, a, p, s1, d, rt);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2066 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2067 tst(s1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2068 br(reg_cond_to_cc_cond(rc), a, p, d, rt);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2069 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2070 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2071
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2072 void MacroAssembler::br_on_reg_cond( RCondition rc, bool a, Predict p,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2073 Register s1, Label& L ) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2074 if (VM_Version::v9_instructions_work()) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2075 bpr(rc, a, p, s1, L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2076 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2077 tst(s1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2078 br(reg_cond_to_cc_cond(rc), a, p, L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2079 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2080 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
2081
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2082
a61af66fc99e Initial load
duke
parents:
diff changeset
2083 // instruction sequences factored across compiler & interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
2084
a61af66fc99e Initial load
duke
parents:
diff changeset
2085
a61af66fc99e Initial load
duke
parents:
diff changeset
2086 void MacroAssembler::lcmp( Register Ra_hi, Register Ra_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2087 Register Rb_hi, Register Rb_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2088 Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2089
a61af66fc99e Initial load
duke
parents:
diff changeset
2090 Label check_low_parts, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2091
a61af66fc99e Initial load
duke
parents:
diff changeset
2092 cmp(Ra_hi, Rb_hi ); // compare hi parts
a61af66fc99e Initial load
duke
parents:
diff changeset
2093 br(equal, true, pt, check_low_parts);
a61af66fc99e Initial load
duke
parents:
diff changeset
2094 delayed()->cmp(Ra_low, Rb_low); // test low parts
a61af66fc99e Initial load
duke
parents:
diff changeset
2095
a61af66fc99e Initial load
duke
parents:
diff changeset
2096 // And, with an unsigned comparison, it does not matter if the numbers
a61af66fc99e Initial load
duke
parents:
diff changeset
2097 // are negative or not.
a61af66fc99e Initial load
duke
parents:
diff changeset
2098 // E.g., -2 cmp -1: the low parts are 0xfffffffe and 0xffffffff.
a61af66fc99e Initial load
duke
parents:
diff changeset
2099 // The second one is bigger (unsignedly).
a61af66fc99e Initial load
duke
parents:
diff changeset
2100
a61af66fc99e Initial load
duke
parents:
diff changeset
2101 // Other notes: The first move in each triplet can be unconditional
a61af66fc99e Initial load
duke
parents:
diff changeset
2102 // (and therefore probably prefetchable).
a61af66fc99e Initial load
duke
parents:
diff changeset
2103 // And the equals case for the high part does not need testing,
a61af66fc99e Initial load
duke
parents:
diff changeset
2104 // since that triplet is reached only after finding the high halves differ.
a61af66fc99e Initial load
duke
parents:
diff changeset
2105
a61af66fc99e Initial load
duke
parents:
diff changeset
2106 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2107
a61af66fc99e Initial load
duke
parents:
diff changeset
2108 mov ( -1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2109 ba( false, done ); delayed()-> movcc(greater, false, icc, 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2110 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2111 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2112 br(less, true, pt, done); delayed()-> set(-1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2113 br(greater, true, pt, done); delayed()-> set( 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2114 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2115
a61af66fc99e Initial load
duke
parents:
diff changeset
2116 bind( check_low_parts );
a61af66fc99e Initial load
duke
parents:
diff changeset
2117
a61af66fc99e Initial load
duke
parents:
diff changeset
2118 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2119 mov( -1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2120 movcc(equal, false, icc, 0, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2121 movcc(greaterUnsigned, false, icc, 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2122 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2123 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2124 set(-1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2125 br(equal, true, pt, done); delayed()->set( 0, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2126 br(greaterUnsigned, true, pt, done); delayed()->set( 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2127 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2128 bind( done );
a61af66fc99e Initial load
duke
parents:
diff changeset
2129 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2130
a61af66fc99e Initial load
duke
parents:
diff changeset
2131 void MacroAssembler::lneg( Register Rhi, Register Rlow ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2132 subcc( G0, Rlow, Rlow );
a61af66fc99e Initial load
duke
parents:
diff changeset
2133 subc( G0, Rhi, Rhi );
a61af66fc99e Initial load
duke
parents:
diff changeset
2134 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2135
a61af66fc99e Initial load
duke
parents:
diff changeset
2136 void MacroAssembler::lshl( Register Rin_high, Register Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2137 Register Rcount,
a61af66fc99e Initial load
duke
parents:
diff changeset
2138 Register Rout_high, Register Rout_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2139 Register Rtemp ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2140
a61af66fc99e Initial load
duke
parents:
diff changeset
2141
a61af66fc99e Initial load
duke
parents:
diff changeset
2142 Register Ralt_count = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2143 Register Rxfer_bits = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2144
a61af66fc99e Initial load
duke
parents:
diff changeset
2145 assert( Ralt_count != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2146 && Ralt_count != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2147 && Ralt_count != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2148 && Rxfer_bits != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2149 && Rxfer_bits != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2150 && Rxfer_bits != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2151 && Rxfer_bits != Rout_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2152 && Rout_low != Rin_high,
a61af66fc99e Initial load
duke
parents:
diff changeset
2153 "register alias checks");
a61af66fc99e Initial load
duke
parents:
diff changeset
2154
a61af66fc99e Initial load
duke
parents:
diff changeset
2155 Label big_shift, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2156
a61af66fc99e Initial load
duke
parents:
diff changeset
2157 // This code can be optimized to use the 64 bit shifts in V9.
a61af66fc99e Initial load
duke
parents:
diff changeset
2158 // Here we use the 32 bit shifts.
a61af66fc99e Initial load
duke
parents:
diff changeset
2159
a61af66fc99e Initial load
duke
parents:
diff changeset
2160 and3( Rcount, 0x3f, Rcount); // take least significant 6 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
2161 subcc(Rcount, 31, Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 br(greater, true, pn, big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2163 delayed()->
a61af66fc99e Initial load
duke
parents:
diff changeset
2164 dec(Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2165
a61af66fc99e Initial load
duke
parents:
diff changeset
2166 // shift < 32 bits, Ralt_count = Rcount-31
a61af66fc99e Initial load
duke
parents:
diff changeset
2167
a61af66fc99e Initial load
duke
parents:
diff changeset
2168 // We get the transfer bits by shifting right by 32-count the low
a61af66fc99e Initial load
duke
parents:
diff changeset
2169 // register. This is done by shifting right by 31-count and then by one
a61af66fc99e Initial load
duke
parents:
diff changeset
2170 // more to take care of the special (rare) case where count is zero
a61af66fc99e Initial load
duke
parents:
diff changeset
2171 // (shifting by 32 would not work).
a61af66fc99e Initial load
duke
parents:
diff changeset
2172
a61af66fc99e Initial load
duke
parents:
diff changeset
2173 neg( Ralt_count );
a61af66fc99e Initial load
duke
parents:
diff changeset
2174
a61af66fc99e Initial load
duke
parents:
diff changeset
2175 // The order of the next two instructions is critical in the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
2176 // Rin and Rout are the same and should not be reversed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2177
a61af66fc99e Initial load
duke
parents:
diff changeset
2178 srl( Rin_low, Ralt_count, Rxfer_bits ); // shift right by 31-count
a61af66fc99e Initial load
duke
parents:
diff changeset
2179 if (Rcount != Rout_low) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2180 sll( Rin_low, Rcount, Rout_low ); // low half
a61af66fc99e Initial load
duke
parents:
diff changeset
2181 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2182 sll( Rin_high, Rcount, Rout_high );
a61af66fc99e Initial load
duke
parents:
diff changeset
2183 if (Rcount == Rout_low) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2184 sll( Rin_low, Rcount, Rout_low ); // low half
a61af66fc99e Initial load
duke
parents:
diff changeset
2185 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2186 srl( Rxfer_bits, 1, Rxfer_bits ); // shift right by one more
a61af66fc99e Initial load
duke
parents:
diff changeset
2187 ba (false, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2188 delayed()->
a61af66fc99e Initial load
duke
parents:
diff changeset
2189 or3( Rout_high, Rxfer_bits, Rout_high); // new hi value: or in shifted old hi part and xfer from low
a61af66fc99e Initial load
duke
parents:
diff changeset
2190
a61af66fc99e Initial load
duke
parents:
diff changeset
2191 // shift >= 32 bits, Ralt_count = Rcount-32
a61af66fc99e Initial load
duke
parents:
diff changeset
2192 bind(big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2193 sll( Rin_low, Ralt_count, Rout_high );
a61af66fc99e Initial load
duke
parents:
diff changeset
2194 clr( Rout_low );
a61af66fc99e Initial load
duke
parents:
diff changeset
2195
a61af66fc99e Initial load
duke
parents:
diff changeset
2196 bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2197 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2198
a61af66fc99e Initial load
duke
parents:
diff changeset
2199
a61af66fc99e Initial load
duke
parents:
diff changeset
2200 void MacroAssembler::lshr( Register Rin_high, Register Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2201 Register Rcount,
a61af66fc99e Initial load
duke
parents:
diff changeset
2202 Register Rout_high, Register Rout_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2203 Register Rtemp ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2204
a61af66fc99e Initial load
duke
parents:
diff changeset
2205 Register Ralt_count = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2206 Register Rxfer_bits = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2207
a61af66fc99e Initial load
duke
parents:
diff changeset
2208 assert( Ralt_count != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2209 && Ralt_count != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2210 && Ralt_count != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2211 && Rxfer_bits != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2212 && Rxfer_bits != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2213 && Rxfer_bits != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2214 && Rxfer_bits != Rout_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2215 && Rout_high != Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2216 "register alias checks");
a61af66fc99e Initial load
duke
parents:
diff changeset
2217
a61af66fc99e Initial load
duke
parents:
diff changeset
2218 Label big_shift, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2219
a61af66fc99e Initial load
duke
parents:
diff changeset
2220 // This code can be optimized to use the 64 bit shifts in V9.
a61af66fc99e Initial load
duke
parents:
diff changeset
2221 // Here we use the 32 bit shifts.
a61af66fc99e Initial load
duke
parents:
diff changeset
2222
a61af66fc99e Initial load
duke
parents:
diff changeset
2223 and3( Rcount, 0x3f, Rcount); // take least significant 6 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
2224 subcc(Rcount, 31, Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2225 br(greater, true, pn, big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2226 delayed()->dec(Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2227
a61af66fc99e Initial load
duke
parents:
diff changeset
2228 // shift < 32 bits, Ralt_count = Rcount-31
a61af66fc99e Initial load
duke
parents:
diff changeset
2229
a61af66fc99e Initial load
duke
parents:
diff changeset
2230 // We get the transfer bits by shifting left by 32-count the high
a61af66fc99e Initial load
duke
parents:
diff changeset
2231 // register. This is done by shifting left by 31-count and then by one
a61af66fc99e Initial load
duke
parents:
diff changeset
2232 // more to take care of the special (rare) case where count is zero
a61af66fc99e Initial load
duke
parents:
diff changeset
2233 // (shifting by 32 would not work).
a61af66fc99e Initial load
duke
parents:
diff changeset
2234
a61af66fc99e Initial load
duke
parents:
diff changeset
2235 neg( Ralt_count );
a61af66fc99e Initial load
duke
parents:
diff changeset
2236 if (Rcount != Rout_low) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2237 srl( Rin_low, Rcount, Rout_low );
a61af66fc99e Initial load
duke
parents:
diff changeset
2238 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2239
a61af66fc99e Initial load
duke
parents:
diff changeset
2240 // The order of the next two instructions is critical in the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
2241 // Rin and Rout are the same and should not be reversed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2242
a61af66fc99e Initial load
duke
parents:
diff changeset
2243 sll( Rin_high, Ralt_count, Rxfer_bits ); // shift left by 31-count
a61af66fc99e Initial load
duke
parents:
diff changeset
2244 sra( Rin_high, Rcount, Rout_high ); // high half
a61af66fc99e Initial load
duke
parents:
diff changeset
2245 sll( Rxfer_bits, 1, Rxfer_bits ); // shift left by one more
a61af66fc99e Initial load
duke
parents:
diff changeset
2246 if (Rcount == Rout_low) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2247 srl( Rin_low, Rcount, Rout_low );
a61af66fc99e Initial load
duke
parents:
diff changeset
2248 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2249 ba (false, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2250 delayed()->
a61af66fc99e Initial load
duke
parents:
diff changeset
2251 or3( Rout_low, Rxfer_bits, Rout_low ); // new low value: or shifted old low part and xfer from high
a61af66fc99e Initial load
duke
parents:
diff changeset
2252
a61af66fc99e Initial load
duke
parents:
diff changeset
2253 // shift >= 32 bits, Ralt_count = Rcount-32
a61af66fc99e Initial load
duke
parents:
diff changeset
2254 bind(big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2255
a61af66fc99e Initial load
duke
parents:
diff changeset
2256 sra( Rin_high, Ralt_count, Rout_low );
a61af66fc99e Initial load
duke
parents:
diff changeset
2257 sra( Rin_high, 31, Rout_high ); // sign into hi
a61af66fc99e Initial load
duke
parents:
diff changeset
2258
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 bind( done );
a61af66fc99e Initial load
duke
parents:
diff changeset
2260 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2261
a61af66fc99e Initial load
duke
parents:
diff changeset
2262
a61af66fc99e Initial load
duke
parents:
diff changeset
2263
a61af66fc99e Initial load
duke
parents:
diff changeset
2264 void MacroAssembler::lushr( Register Rin_high, Register Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2265 Register Rcount,
a61af66fc99e Initial load
duke
parents:
diff changeset
2266 Register Rout_high, Register Rout_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2267 Register Rtemp ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2268
a61af66fc99e Initial load
duke
parents:
diff changeset
2269 Register Ralt_count = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2270 Register Rxfer_bits = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2271
a61af66fc99e Initial load
duke
parents:
diff changeset
2272 assert( Ralt_count != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2273 && Ralt_count != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2274 && Ralt_count != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2275 && Rxfer_bits != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2276 && Rxfer_bits != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2277 && Rxfer_bits != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2278 && Rxfer_bits != Rout_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2279 && Rout_high != Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2280 "register alias checks");
a61af66fc99e Initial load
duke
parents:
diff changeset
2281
a61af66fc99e Initial load
duke
parents:
diff changeset
2282 Label big_shift, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2283
a61af66fc99e Initial load
duke
parents:
diff changeset
2284 // This code can be optimized to use the 64 bit shifts in V9.
a61af66fc99e Initial load
duke
parents:
diff changeset
2285 // Here we use the 32 bit shifts.
a61af66fc99e Initial load
duke
parents:
diff changeset
2286
a61af66fc99e Initial load
duke
parents:
diff changeset
2287 and3( Rcount, 0x3f, Rcount); // take least significant 6 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
2288 subcc(Rcount, 31, Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2289 br(greater, true, pn, big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2290 delayed()->dec(Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2291
a61af66fc99e Initial load
duke
parents:
diff changeset
2292 // shift < 32 bits, Ralt_count = Rcount-31
a61af66fc99e Initial load
duke
parents:
diff changeset
2293
a61af66fc99e Initial load
duke
parents:
diff changeset
2294 // We get the transfer bits by shifting left by 32-count the high
a61af66fc99e Initial load
duke
parents:
diff changeset
2295 // register. This is done by shifting left by 31-count and then by one
a61af66fc99e Initial load
duke
parents:
diff changeset
2296 // more to take care of the special (rare) case where count is zero
a61af66fc99e Initial load
duke
parents:
diff changeset
2297 // (shifting by 32 would not work).
a61af66fc99e Initial load
duke
parents:
diff changeset
2298
a61af66fc99e Initial load
duke
parents:
diff changeset
2299 neg( Ralt_count );
a61af66fc99e Initial load
duke
parents:
diff changeset
2300 if (Rcount != Rout_low) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2301 srl( Rin_low, Rcount, Rout_low );
a61af66fc99e Initial load
duke
parents:
diff changeset
2302 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2303
a61af66fc99e Initial load
duke
parents:
diff changeset
2304 // The order of the next two instructions is critical in the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 // Rin and Rout are the same and should not be reversed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2306
a61af66fc99e Initial load
duke
parents:
diff changeset
2307 sll( Rin_high, Ralt_count, Rxfer_bits ); // shift left by 31-count
a61af66fc99e Initial load
duke
parents:
diff changeset
2308 srl( Rin_high, Rcount, Rout_high ); // high half
a61af66fc99e Initial load
duke
parents:
diff changeset
2309 sll( Rxfer_bits, 1, Rxfer_bits ); // shift left by one more
a61af66fc99e Initial load
duke
parents:
diff changeset
2310 if (Rcount == Rout_low) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2311 srl( Rin_low, Rcount, Rout_low );
a61af66fc99e Initial load
duke
parents:
diff changeset
2312 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2313 ba (false, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2314 delayed()->
a61af66fc99e Initial load
duke
parents:
diff changeset
2315 or3( Rout_low, Rxfer_bits, Rout_low ); // new low value: or shifted old low part and xfer from high
a61af66fc99e Initial load
duke
parents:
diff changeset
2316
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 // shift >= 32 bits, Ralt_count = Rcount-32
a61af66fc99e Initial load
duke
parents:
diff changeset
2318 bind(big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2319
a61af66fc99e Initial load
duke
parents:
diff changeset
2320 srl( Rin_high, Ralt_count, Rout_low );
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 clr( Rout_high );
a61af66fc99e Initial load
duke
parents:
diff changeset
2322
a61af66fc99e Initial load
duke
parents:
diff changeset
2323 bind( done );
a61af66fc99e Initial load
duke
parents:
diff changeset
2324 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2325
a61af66fc99e Initial load
duke
parents:
diff changeset
2326 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2327 void MacroAssembler::lcmp( Register Ra, Register Rb, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2328 cmp(Ra, Rb);
a61af66fc99e Initial load
duke
parents:
diff changeset
2329 mov( -1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2330 movcc(equal, false, xcc, 0, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2331 movcc(greater, false, xcc, 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2332 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2333 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2334
a61af66fc99e Initial load
duke
parents:
diff changeset
2335
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2336 void MacroAssembler::load_sized_value(Address src, Register dst,
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2337 size_t size_in_bytes, bool is_signed) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2338 switch (size_in_bytes) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2339 case 8: ldx(src, dst); break;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2340 case 4: ld( src, dst); break;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2341 case 2: is_signed ? ldsh(src, dst) : lduh(src, dst); break;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2342 case 1: is_signed ? ldsb(src, dst) : ldub(src, dst); break;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2343 default: ShouldNotReachHere();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2344 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2345 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2346
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2347
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2348 void MacroAssembler::float_cmp( bool is_float, int unordered_result,
a61af66fc99e Initial load
duke
parents:
diff changeset
2349 FloatRegister Fa, FloatRegister Fb,
a61af66fc99e Initial load
duke
parents:
diff changeset
2350 Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2351
a61af66fc99e Initial load
duke
parents:
diff changeset
2352 fcmp(is_float ? FloatRegisterImpl::S : FloatRegisterImpl::D, fcc0, Fa, Fb);
a61af66fc99e Initial load
duke
parents:
diff changeset
2353
a61af66fc99e Initial load
duke
parents:
diff changeset
2354 Condition lt = unordered_result == -1 ? f_unorderedOrLess : f_less;
a61af66fc99e Initial load
duke
parents:
diff changeset
2355 Condition eq = f_equal;
a61af66fc99e Initial load
duke
parents:
diff changeset
2356 Condition gt = unordered_result == 1 ? f_unorderedOrGreater : f_greater;
a61af66fc99e Initial load
duke
parents:
diff changeset
2357
a61af66fc99e Initial load
duke
parents:
diff changeset
2358 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2359
a61af66fc99e Initial load
duke
parents:
diff changeset
2360 mov( -1, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2361 movcc( eq, true, fcc0, 0, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2362 movcc( gt, true, fcc0, 1, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2363
a61af66fc99e Initial load
duke
parents:
diff changeset
2364 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2365 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2366
a61af66fc99e Initial load
duke
parents:
diff changeset
2367 set( -1, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2368 //fb(lt, true, pn, done); delayed()->set( -1, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2369 fb( eq, true, pn, done); delayed()->set( 0, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2370 fb( gt, true, pn, done); delayed()->set( 1, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2371
a61af66fc99e Initial load
duke
parents:
diff changeset
2372 bind (done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2373 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2374 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2375
a61af66fc99e Initial load
duke
parents:
diff changeset
2376
a61af66fc99e Initial load
duke
parents:
diff changeset
2377 void MacroAssembler::fneg( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d)
a61af66fc99e Initial load
duke
parents:
diff changeset
2378 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2379 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2380 Assembler::fneg(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2381 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2382 if (w == FloatRegisterImpl::S) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2383 Assembler::fneg(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2384 } else if (w == FloatRegisterImpl::D) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2385 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2386 assert(((s->encoding(FloatRegisterImpl::D) & 1) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2387 ((d->encoding(FloatRegisterImpl::D) & 1) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2388
a61af66fc99e Initial load
duke
parents:
diff changeset
2389 Assembler::fneg(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2390 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2391 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2392 assert(w == FloatRegisterImpl::Q, "Invalid float register width");
a61af66fc99e Initial load
duke
parents:
diff changeset
2393
a61af66fc99e Initial load
duke
parents:
diff changeset
2394 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2395 assert(((s->encoding(FloatRegisterImpl::D) & 3) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2396 ((d->encoding(FloatRegisterImpl::D) & 3) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2397
a61af66fc99e Initial load
duke
parents:
diff changeset
2398 Assembler::fneg(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2399 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2400 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor(), d->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2401 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor()->successor(), d->successor()->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2402 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2403 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2404 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2405
a61af66fc99e Initial load
duke
parents:
diff changeset
2406 void MacroAssembler::fmov( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d)
a61af66fc99e Initial load
duke
parents:
diff changeset
2407 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2408 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2409 Assembler::fmov(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2410 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2411 if (w == FloatRegisterImpl::S) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2412 Assembler::fmov(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2413 } else if (w == FloatRegisterImpl::D) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2414 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2415 assert(((s->encoding(FloatRegisterImpl::D) & 1) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2416 ((d->encoding(FloatRegisterImpl::D) & 1) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2417
a61af66fc99e Initial load
duke
parents:
diff changeset
2418 Assembler::fmov(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2419 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2420 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2421 assert(w == FloatRegisterImpl::Q, "Invalid float register width");
a61af66fc99e Initial load
duke
parents:
diff changeset
2422
a61af66fc99e Initial load
duke
parents:
diff changeset
2423 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2424 assert(((s->encoding(FloatRegisterImpl::D) & 3) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2425 ((d->encoding(FloatRegisterImpl::D) & 3) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2426
a61af66fc99e Initial load
duke
parents:
diff changeset
2427 Assembler::fmov(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2428 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2429 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor(), d->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2430 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor()->successor(), d->successor()->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2431 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2432 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2433 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2434
a61af66fc99e Initial load
duke
parents:
diff changeset
2435 void MacroAssembler::fabs( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d)
a61af66fc99e Initial load
duke
parents:
diff changeset
2436 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2437 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2438 Assembler::fabs(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2439 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2440 if (w == FloatRegisterImpl::S) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2441 Assembler::fabs(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2442 } else if (w == FloatRegisterImpl::D) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2443 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2444 assert(((s->encoding(FloatRegisterImpl::D) & 1) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2445 ((d->encoding(FloatRegisterImpl::D) & 1) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2446
a61af66fc99e Initial load
duke
parents:
diff changeset
2447 Assembler::fabs(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2448 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2449 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2450 assert(w == FloatRegisterImpl::Q, "Invalid float register width");
a61af66fc99e Initial load
duke
parents:
diff changeset
2451
a61af66fc99e Initial load
duke
parents:
diff changeset
2452 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2453 assert(((s->encoding(FloatRegisterImpl::D) & 3) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2454 ((d->encoding(FloatRegisterImpl::D) & 3) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2455
a61af66fc99e Initial load
duke
parents:
diff changeset
2456 Assembler::fabs(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2457 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2458 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor(), d->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2459 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor()->successor(), d->successor()->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2460 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2461 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2462 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2463
a61af66fc99e Initial load
duke
parents:
diff changeset
2464 void MacroAssembler::save_all_globals_into_locals() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2465 mov(G1,L1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2466 mov(G2,L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2467 mov(G3,L3);
a61af66fc99e Initial load
duke
parents:
diff changeset
2468 mov(G4,L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
2469 mov(G5,L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
2470 mov(G6,L6);
a61af66fc99e Initial load
duke
parents:
diff changeset
2471 mov(G7,L7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2472 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2473
a61af66fc99e Initial load
duke
parents:
diff changeset
2474 void MacroAssembler::restore_globals_from_locals() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2475 mov(L1,G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2476 mov(L2,G2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2477 mov(L3,G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
2478 mov(L4,G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
2479 mov(L5,G5);
a61af66fc99e Initial load
duke
parents:
diff changeset
2480 mov(L6,G6);
a61af66fc99e Initial load
duke
parents:
diff changeset
2481 mov(L7,G7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2482 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2483
a61af66fc99e Initial load
duke
parents:
diff changeset
2484 // Use for 64 bit operation.
a61af66fc99e Initial load
duke
parents:
diff changeset
2485 void MacroAssembler::casx_under_lock(Register top_ptr_reg, Register top_reg, Register ptr_reg, address lock_addr, bool use_call_vm)
a61af66fc99e Initial load
duke
parents:
diff changeset
2486 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2487 // store ptr_reg as the new top value
a61af66fc99e Initial load
duke
parents:
diff changeset
2488 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2489 casx(top_ptr_reg, top_reg, ptr_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2490 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2491 cas_under_lock(top_ptr_reg, top_reg, ptr_reg, lock_addr, use_call_vm);
a61af66fc99e Initial load
duke
parents:
diff changeset
2492 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2493 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2494
a61af66fc99e Initial load
duke
parents:
diff changeset
2495 // [RGV] This routine does not handle 64 bit operations.
a61af66fc99e Initial load
duke
parents:
diff changeset
2496 // use casx_under_lock() or casx directly!!!
a61af66fc99e Initial load
duke
parents:
diff changeset
2497 void MacroAssembler::cas_under_lock(Register top_ptr_reg, Register top_reg, Register ptr_reg, address lock_addr, bool use_call_vm)
a61af66fc99e Initial load
duke
parents:
diff changeset
2498 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2499 // store ptr_reg as the new top value
a61af66fc99e Initial load
duke
parents:
diff changeset
2500 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2501 cas(top_ptr_reg, top_reg, ptr_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2502 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2503
a61af66fc99e Initial load
duke
parents:
diff changeset
2504 // If the register is not an out nor global, it is not visible
a61af66fc99e Initial load
duke
parents:
diff changeset
2505 // after the save. Allocate a register for it, save its
a61af66fc99e Initial load
duke
parents:
diff changeset
2506 // value in the register save area (the save may not flush
a61af66fc99e Initial load
duke
parents:
diff changeset
2507 // registers to the save area).
a61af66fc99e Initial load
duke
parents:
diff changeset
2508
a61af66fc99e Initial load
duke
parents:
diff changeset
2509 Register top_ptr_reg_after_save;
a61af66fc99e Initial load
duke
parents:
diff changeset
2510 Register top_reg_after_save;
a61af66fc99e Initial load
duke
parents:
diff changeset
2511 Register ptr_reg_after_save;
a61af66fc99e Initial load
duke
parents:
diff changeset
2512
a61af66fc99e Initial load
duke
parents:
diff changeset
2513 if (top_ptr_reg->is_out() || top_ptr_reg->is_global()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2514 top_ptr_reg_after_save = top_ptr_reg->after_save();
a61af66fc99e Initial load
duke
parents:
diff changeset
2515 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2516 Address reg_save_addr = top_ptr_reg->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
2517 top_ptr_reg_after_save = L0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2518 st(top_ptr_reg, reg_save_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
2519 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2520
a61af66fc99e Initial load
duke
parents:
diff changeset
2521 if (top_reg->is_out() || top_reg->is_global()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2522 top_reg_after_save = top_reg->after_save();
a61af66fc99e Initial load
duke
parents:
diff changeset
2523 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2524 Address reg_save_addr = top_reg->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
2525 top_reg_after_save = L1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2526 st(top_reg, reg_save_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
2527 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2528
a61af66fc99e Initial load
duke
parents:
diff changeset
2529 if (ptr_reg->is_out() || ptr_reg->is_global()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2530 ptr_reg_after_save = ptr_reg->after_save();
a61af66fc99e Initial load
duke
parents:
diff changeset
2531 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2532 Address reg_save_addr = ptr_reg->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
2533 ptr_reg_after_save = L2;
a61af66fc99e Initial load
duke
parents:
diff changeset
2534 st(ptr_reg, reg_save_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
2535 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2536
a61af66fc99e Initial load
duke
parents:
diff changeset
2537 const Register& lock_reg = L3;
a61af66fc99e Initial load
duke
parents:
diff changeset
2538 const Register& lock_ptr_reg = L4;
a61af66fc99e Initial load
duke
parents:
diff changeset
2539 const Register& value_reg = L5;
a61af66fc99e Initial load
duke
parents:
diff changeset
2540 const Register& yield_reg = L6;
a61af66fc99e Initial load
duke
parents:
diff changeset
2541 const Register& yieldall_reg = L7;
a61af66fc99e Initial load
duke
parents:
diff changeset
2542
a61af66fc99e Initial load
duke
parents:
diff changeset
2543 save_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
2544
a61af66fc99e Initial load
duke
parents:
diff changeset
2545 if (top_ptr_reg_after_save == L0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2546 ld(top_ptr_reg->address_in_saved_window().after_save(), top_ptr_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2547 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2548
a61af66fc99e Initial load
duke
parents:
diff changeset
2549 if (top_reg_after_save == L1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2550 ld(top_reg->address_in_saved_window().after_save(), top_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2551 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2552
a61af66fc99e Initial load
duke
parents:
diff changeset
2553 if (ptr_reg_after_save == L2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2554 ld(ptr_reg->address_in_saved_window().after_save(), ptr_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2555 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2556
a61af66fc99e Initial load
duke
parents:
diff changeset
2557 Label(retry_get_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2558 Label(not_same);
a61af66fc99e Initial load
duke
parents:
diff changeset
2559 Label(dont_yield);
a61af66fc99e Initial load
duke
parents:
diff changeset
2560
a61af66fc99e Initial load
duke
parents:
diff changeset
2561 assert(lock_addr, "lock_address should be non null for v8");
a61af66fc99e Initial load
duke
parents:
diff changeset
2562 set((intptr_t)lock_addr, lock_ptr_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2563 // Initialize yield counter
a61af66fc99e Initial load
duke
parents:
diff changeset
2564 mov(G0,yield_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2565 mov(G0, yieldall_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2566 set(StubRoutines::Sparc::locked, lock_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2567
a61af66fc99e Initial load
duke
parents:
diff changeset
2568 bind(retry_get_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2569 cmp(yield_reg, V8AtomicOperationUnderLockSpinCount);
a61af66fc99e Initial load
duke
parents:
diff changeset
2570 br(Assembler::less, false, Assembler::pt, dont_yield);
a61af66fc99e Initial load
duke
parents:
diff changeset
2571 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2572
a61af66fc99e Initial load
duke
parents:
diff changeset
2573 if(use_call_vm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2574 Untested("Need to verify global reg consistancy");
a61af66fc99e Initial load
duke
parents:
diff changeset
2575 call_VM(noreg, CAST_FROM_FN_PTR(address, SharedRuntime::yield_all), yieldall_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2576 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2577 // Save the regs and make space for a C call
a61af66fc99e Initial load
duke
parents:
diff changeset
2578 save(SP, -96, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
2579 save_all_globals_into_locals();
a61af66fc99e Initial load
duke
parents:
diff changeset
2580 call(CAST_FROM_FN_PTR(address,os::yield_all));
a61af66fc99e Initial load
duke
parents:
diff changeset
2581 delayed()->mov(yieldall_reg, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2582 restore_globals_from_locals();
a61af66fc99e Initial load
duke
parents:
diff changeset
2583 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2584 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2585
a61af66fc99e Initial load
duke
parents:
diff changeset
2586 // reset the counter
a61af66fc99e Initial load
duke
parents:
diff changeset
2587 mov(G0,yield_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2588 add(yieldall_reg, 1, yieldall_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2589
a61af66fc99e Initial load
duke
parents:
diff changeset
2590 bind(dont_yield);
a61af66fc99e Initial load
duke
parents:
diff changeset
2591 // try to get lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2592 swap(lock_ptr_reg, 0, lock_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2593
a61af66fc99e Initial load
duke
parents:
diff changeset
2594 // did we get the lock?
a61af66fc99e Initial load
duke
parents:
diff changeset
2595 cmp(lock_reg, StubRoutines::Sparc::unlocked);
a61af66fc99e Initial load
duke
parents:
diff changeset
2596 br(Assembler::notEqual, true, Assembler::pn, retry_get_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2597 delayed()->add(yield_reg,1,yield_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2598
a61af66fc99e Initial load
duke
parents:
diff changeset
2599 // yes, got lock. do we have the same top?
a61af66fc99e Initial load
duke
parents:
diff changeset
2600 ld(top_ptr_reg_after_save, 0, value_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2601 cmp(value_reg, top_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2602 br(Assembler::notEqual, false, Assembler::pn, not_same);
a61af66fc99e Initial load
duke
parents:
diff changeset
2603 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2604
a61af66fc99e Initial load
duke
parents:
diff changeset
2605 // yes, same top.
a61af66fc99e Initial load
duke
parents:
diff changeset
2606 st(ptr_reg_after_save, top_ptr_reg_after_save, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2607 membar(Assembler::StoreStore);
a61af66fc99e Initial load
duke
parents:
diff changeset
2608
a61af66fc99e Initial load
duke
parents:
diff changeset
2609 bind(not_same);
a61af66fc99e Initial load
duke
parents:
diff changeset
2610 mov(value_reg, ptr_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2611 st(lock_reg, lock_ptr_reg, 0); // unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2612
a61af66fc99e Initial load
duke
parents:
diff changeset
2613 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2614 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2615 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2616
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2617 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr,
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2618 Register tmp,
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2619 int offset) {
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2620 intptr_t value = *delayed_value_addr;
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2621 if (value != 0)
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2622 return RegisterOrConstant(value + offset);
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2623
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2624 // load indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2625 AddressLiteral a(delayed_value_addr);
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2626 load_ptr_contents(a, tmp);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2627
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2628 #ifdef ASSERT
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2629 tst(tmp);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2630 breakpoint_trap(zero, xcc);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2631 #endif
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2632
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2633 if (offset != 0)
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2634 add(tmp, offset, tmp);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2635
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2636 return RegisterOrConstant(tmp);
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2637 }
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2638
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2639
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2640 RegisterOrConstant MacroAssembler::regcon_andn_ptr(RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2641 assert(d.register_or_noreg() != G0, "lost side effect");
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2642 if ((s2.is_constant() && s2.as_constant() == 0) ||
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2643 (s2.is_register() && s2.as_register() == G0)) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2644 // Do nothing, just move value.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2645 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2646 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2647 mov(s1.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2648 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2649 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2650 return s1;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2651 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2652 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2653
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2654 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2655 assert_different_registers(s1.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2656 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2657 andn(s1.as_register(), ensure_simm13_or_reg(s2, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2658 return d;
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2659 } else {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2660 if (s2.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2661 assert_different_registers(s2.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2662 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2663 set(s1.as_constant(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2664 andn(temp, s2.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2665 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2666 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2667 intptr_t res = s1.as_constant() & ~s2.as_constant();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2668 return res;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2669 }
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2670 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2671 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2672
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2673 RegisterOrConstant MacroAssembler::regcon_inc_ptr(RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2674 assert(d.register_or_noreg() != G0, "lost side effect");
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2675 if ((s2.is_constant() && s2.as_constant() == 0) ||
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2676 (s2.is_register() && s2.as_register() == G0)) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2677 // Do nothing, just move value.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2678 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2679 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2680 mov(s1.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2681 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2682 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2683 return s1;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2684 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2685 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2686
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2687 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2688 assert_different_registers(s1.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2689 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2690 add(s1.as_register(), ensure_simm13_or_reg(s2, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2691 return d;
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2692 } else {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2693 if (s2.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2694 assert_different_registers(s2.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2695 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2696 add(s2.as_register(), ensure_simm13_or_reg(s1, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2697 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2698 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2699 intptr_t res = s1.as_constant() + s2.as_constant();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2700 return res;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2701 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2702 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2703 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2704
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2705 RegisterOrConstant MacroAssembler::regcon_sll_ptr(RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2706 assert(d.register_or_noreg() != G0, "lost side effect");
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2707 if (!is_simm13(s2.constant_or_zero()))
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2708 s2 = (s2.as_constant() & 0xFF);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2709 if ((s2.is_constant() && s2.as_constant() == 0) ||
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2710 (s2.is_register() && s2.as_register() == G0)) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2711 // Do nothing, just move value.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2712 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2713 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2714 mov(s1.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2715 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2716 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2717 return s1;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2718 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2719 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2720
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2721 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2722 assert_different_registers(s1.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2723 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2724 sll_ptr(s1.as_register(), ensure_simm13_or_reg(s2, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2725 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2726 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2727 if (s2.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2728 assert_different_registers(s2.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2729 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2730 set(s1.as_constant(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2731 sll_ptr(temp, s2.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2732 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2733 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2734 intptr_t res = s1.as_constant() << s2.as_constant();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2735 return res;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2736 }
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2737 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2738 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2739
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2740
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2741 // Look up the method for a megamorphic invokeinterface call.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2742 // The target method is determined by <intf_klass, itable_index>.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2743 // The receiver klass is in recv_klass.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2744 // On success, the result will be in method_result, and execution falls through.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2745 // On failure, execution transfers to the given label.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2746 void MacroAssembler::lookup_interface_method(Register recv_klass,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2747 Register intf_klass,
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2748 RegisterOrConstant itable_index,
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2749 Register method_result,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2750 Register scan_temp,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2751 Register sethi_temp,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2752 Label& L_no_such_interface) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2753 assert_different_registers(recv_klass, intf_klass, method_result, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2754 assert(itable_index.is_constant() || itable_index.as_register() == method_result,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2755 "caller must use same register for non-constant itable index as for method");
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2756
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2757 // Compute start of first itableOffsetEntry (which is at the end of the vtable)
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2758 int vtable_base = instanceKlass::vtable_start_offset() * wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2759 int scan_step = itableOffsetEntry::size() * wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2760 int vte_size = vtableEntry::size() * wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2761
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2762 lduw(recv_klass, instanceKlass::vtable_length_offset() * wordSize, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2763 // %%% We should store the aligned, prescaled offset in the klassoop.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2764 // Then the next several instructions would fold away.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2765
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2766 int round_to_unit = ((HeapWordsPerLong > 1) ? BytesPerLong : 0);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2767 int itb_offset = vtable_base;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2768 if (round_to_unit != 0) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2769 // hoist first instruction of round_to(scan_temp, BytesPerLong):
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2770 itb_offset += round_to_unit - wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2771 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2772 int itb_scale = exact_log2(vtableEntry::size() * wordSize);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2773 sll(scan_temp, itb_scale, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2774 add(scan_temp, itb_offset, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2775 if (round_to_unit != 0) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2776 // Round up to align_object_offset boundary
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2777 // see code for instanceKlass::start_of_itable!
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2778 // Was: round_to(scan_temp, BytesPerLong);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2779 // Hoisted: add(scan_temp, BytesPerLong-1, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2780 and3(scan_temp, -round_to_unit, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2781 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2782 add(recv_klass, scan_temp, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2783
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2784 // Adjust recv_klass by scaled itable_index, so we can free itable_index.
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2785 RegisterOrConstant itable_offset = itable_index;
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2786 itable_offset = regcon_sll_ptr(itable_index, exact_log2(itableMethodEntry::size() * wordSize), itable_offset);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2787 itable_offset = regcon_inc_ptr(itable_offset, itableMethodEntry::method_offset_in_bytes(), itable_offset);
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 986
diff changeset
2788 add(recv_klass, ensure_simm13_or_reg(itable_offset, sethi_temp), recv_klass);
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2789
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2790 // for (scan = klass->itable(); scan->interface() != NULL; scan += scan_step) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2791 // if (scan->interface() == intf) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2792 // result = (klass + scan->offset() + itable_index);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2793 // }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2794 // }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2795 Label search, found_method;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2796
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2797 for (int peel = 1; peel >= 0; peel--) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2798 // %%%% Could load both offset and interface in one ldx, if they were
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2799 // in the opposite order. This would save a load.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2800 ld_ptr(scan_temp, itableOffsetEntry::interface_offset_in_bytes(), method_result);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2801
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2802 // Check that this entry is non-null. A null entry means that
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2803 // the receiver class doesn't implement the interface, and wasn't the
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2804 // same as when the caller was compiled.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2805 bpr(Assembler::rc_z, false, Assembler::pn, method_result, L_no_such_interface);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2806 delayed()->cmp(method_result, intf_klass);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2807
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2808 if (peel) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2809 brx(Assembler::equal, false, Assembler::pt, found_method);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2810 } else {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2811 brx(Assembler::notEqual, false, Assembler::pn, search);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2812 // (invert the test to fall through to found_method...)
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2813 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2814 delayed()->add(scan_temp, scan_step, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2815
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2816 if (!peel) break;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2817
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2818 bind(search);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2819 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2820
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2821 bind(found_method);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2822
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2823 // Got a hit.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2824 int ito_offset = itableOffsetEntry::offset_offset_in_bytes();
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2825 // scan_temp[-scan_step] points to the vtable offset we need
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2826 ito_offset -= scan_step;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2827 lduw(scan_temp, ito_offset, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2828 ld_ptr(recv_klass, scan_temp, method_result);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2829 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2830
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2831
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2832 void MacroAssembler::check_klass_subtype(Register sub_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2833 Register super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2834 Register temp_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2835 Register temp2_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2836 Label& L_success) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2837 Label L_failure, L_pop_to_failure;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2838 check_klass_subtype_fast_path(sub_klass, super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2839 temp_reg, temp2_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2840 &L_success, &L_failure, NULL);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2841 Register sub_2 = sub_klass;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2842 Register sup_2 = super_klass;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2843 if (!sub_2->is_global()) sub_2 = L0;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2844 if (!sup_2->is_global()) sup_2 = L1;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2845
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2846 save_frame_and_mov(0, sub_klass, sub_2, super_klass, sup_2);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2847 check_klass_subtype_slow_path(sub_2, sup_2,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2848 L2, L3, L4, L5,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2849 NULL, &L_pop_to_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2850
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2851 // on success:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2852 restore();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2853 ba(false, L_success);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2854 delayed()->nop();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2855
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2856 // on failure:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2857 bind(L_pop_to_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2858 restore();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2859 bind(L_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2860 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2861
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2862
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2863 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2864 Register super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2865 Register temp_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2866 Register temp2_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2867 Label* L_success,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2868 Label* L_failure,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2869 Label* L_slow_path,
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2870 RegisterOrConstant super_check_offset,
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2871 Register instanceof_hack) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2872 int sc_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2873 Klass::secondary_super_cache_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2874 int sco_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2875 Klass::super_check_offset_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2876
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2877 bool must_load_sco = (super_check_offset.constant_or_zero() == -1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2878 bool need_slow_path = (must_load_sco ||
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2879 super_check_offset.constant_or_zero() == sco_offset);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2880
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2881 assert_different_registers(sub_klass, super_klass, temp_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2882 if (super_check_offset.is_register()) {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2883 assert_different_registers(sub_klass, super_klass, temp_reg,
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2884 super_check_offset.as_register());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2885 } else if (must_load_sco) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2886 assert(temp2_reg != noreg, "supply either a temp or a register offset");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2887 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2888
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2889 Label L_fallthrough;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2890 int label_nulls = 0;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2891 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2892 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2893 if (L_slow_path == NULL) { L_slow_path = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2894 assert(label_nulls <= 1 || instanceof_hack != noreg ||
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2895 (L_slow_path == &L_fallthrough && label_nulls <= 2 && !need_slow_path),
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2896 "at most one NULL in the batch, usually");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2897
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2898 // Support for the instanceof hack, which uses delay slots to
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2899 // set a destination register to zero or one.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2900 bool do_bool_sets = (instanceof_hack != noreg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2901 #define BOOL_SET(bool_value) \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2902 if (do_bool_sets && bool_value >= 0) \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2903 set(bool_value, instanceof_hack)
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2904 #define DELAYED_BOOL_SET(bool_value) \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2905 if (do_bool_sets && bool_value >= 0) \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2906 delayed()->set(bool_value, instanceof_hack); \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2907 else delayed()->nop()
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2908 // Hacked ba(), which may only be used just before L_fallthrough.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2909 #define FINAL_JUMP(label, bool_value) \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2910 if (&(label) == &L_fallthrough) { \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2911 BOOL_SET(bool_value); \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2912 } else { \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2913 ba((do_bool_sets && bool_value >= 0), label); \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2914 DELAYED_BOOL_SET(bool_value); \
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2915 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2916
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2917 // If the pointers are equal, we are done (e.g., String[] elements).
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2918 // This self-check enables sharing of secondary supertype arrays among
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2919 // non-primary types such as array-of-interface. Otherwise, each such
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2920 // type would need its own customized SSA.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2921 // We move this check to the front of the fast path because many
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2922 // type checks are in fact trivially successful in this manner,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2923 // so we get a nicely predicted branch right at the start of the check.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2924 cmp(super_klass, sub_klass);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2925 brx(Assembler::equal, do_bool_sets, Assembler::pn, *L_success);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2926 DELAYED_BOOL_SET(1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2927
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2928 // Check the supertype display:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2929 if (must_load_sco) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2930 // The super check offset is always positive...
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2931 lduw(super_klass, sco_offset, temp2_reg);
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2932 super_check_offset = RegisterOrConstant(temp2_reg);
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2933 // super_check_offset is register.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2934 assert_different_registers(sub_klass, super_klass, temp_reg, super_check_offset.as_register());
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2935 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2936 ld_ptr(sub_klass, super_check_offset, temp_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2937 cmp(super_klass, temp_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2938
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2939 // This check has worked decisively for primary supers.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2940 // Secondary supers are sought in the super_cache ('super_cache_addr').
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2941 // (Secondary supers are interfaces and very deeply nested subtypes.)
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2942 // This works in the same check above because of a tricky aliasing
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2943 // between the super_cache and the primary super display elements.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2944 // (The 'super_check_addr' can address either, as the case requires.)
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2945 // Note that the cache is updated below if it does not help us find
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2946 // what we need immediately.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2947 // So if it was a primary super, we can just fail immediately.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2948 // Otherwise, it's the slow path for us (no success at this point).
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2949
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2950 if (super_check_offset.is_register()) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2951 brx(Assembler::equal, do_bool_sets, Assembler::pn, *L_success);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2952 delayed(); if (do_bool_sets) BOOL_SET(1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2953 // if !do_bool_sets, sneak the next cmp into the delay slot:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2954 cmp(super_check_offset.as_register(), sc_offset);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2955
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2956 if (L_failure == &L_fallthrough) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2957 brx(Assembler::equal, do_bool_sets, Assembler::pt, *L_slow_path);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2958 delayed()->nop();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2959 BOOL_SET(0); // fallthrough on failure
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2960 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2961 brx(Assembler::notEqual, do_bool_sets, Assembler::pn, *L_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2962 DELAYED_BOOL_SET(0);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2963 FINAL_JUMP(*L_slow_path, -1); // -1 => vanilla delay slot
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2964 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2965 } else if (super_check_offset.as_constant() == sc_offset) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2966 // Need a slow path; fast failure is impossible.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2967 if (L_slow_path == &L_fallthrough) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2968 brx(Assembler::equal, do_bool_sets, Assembler::pt, *L_success);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2969 DELAYED_BOOL_SET(1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2970 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2971 brx(Assembler::notEqual, false, Assembler::pn, *L_slow_path);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2972 delayed()->nop();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2973 FINAL_JUMP(*L_success, 1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2974 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2975 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2976 // No slow path; it's a fast decision.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2977 if (L_failure == &L_fallthrough) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2978 brx(Assembler::equal, do_bool_sets, Assembler::pt, *L_success);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2979 DELAYED_BOOL_SET(1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2980 BOOL_SET(0);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2981 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2982 brx(Assembler::notEqual, do_bool_sets, Assembler::pn, *L_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2983 DELAYED_BOOL_SET(0);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2984 FINAL_JUMP(*L_success, 1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2985 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2986 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2987
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2988 bind(L_fallthrough);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2989
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2990 #undef final_jump
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2991 #undef bool_set
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2992 #undef DELAYED_BOOL_SET
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2993 #undef final_jump
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2994 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2995
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2996
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2997 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2998 Register super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
2999 Register count_temp,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3000 Register scan_temp,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3001 Register scratch_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3002 Register coop_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3003 Label* L_success,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3004 Label* L_failure) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3005 assert_different_registers(sub_klass, super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3006 count_temp, scan_temp, scratch_reg, coop_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3007
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3008 Label L_fallthrough, L_loop;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3009 int label_nulls = 0;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3010 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3011 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3012 assert(label_nulls <= 1, "at most one NULL in the batch");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3013
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3014 // a couple of useful fields in sub_klass:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3015 int ss_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3016 Klass::secondary_supers_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3017 int sc_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3018 Klass::secondary_super_cache_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3019
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3020 // Do a linear scan of the secondary super-klass chain.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3021 // This code is rarely used, so simplicity is a virtue here.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3022
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3023 #ifndef PRODUCT
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3024 int* pst_counter = &SharedRuntime::_partial_subtype_ctr;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3025 inc_counter((address) pst_counter, count_temp, scan_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3026 #endif
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3027
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3028 // We will consult the secondary-super array.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3029 ld_ptr(sub_klass, ss_offset, scan_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3030
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3031 // Compress superclass if necessary.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3032 Register search_key = super_klass;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3033 bool decode_super_klass = false;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3034 if (UseCompressedOops) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3035 if (coop_reg != noreg) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3036 encode_heap_oop_not_null(super_klass, coop_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3037 search_key = coop_reg;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3038 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3039 encode_heap_oop_not_null(super_klass);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3040 decode_super_klass = true; // scarce temps!
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3041 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3042 // The superclass is never null; it would be a basic system error if a null
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3043 // pointer were to sneak in here. Note that we have already loaded the
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3044 // Klass::super_check_offset from the super_klass in the fast path,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3045 // so if there is a null in that register, we are already in the afterlife.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3046 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3047
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3048 // Load the array length. (Positive movl does right thing on LP64.)
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3049 lduw(scan_temp, arrayOopDesc::length_offset_in_bytes(), count_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3050
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3051 // Check for empty secondary super list
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3052 tst(count_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3053
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3054 // Top of search loop
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3055 bind(L_loop);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3056 br(Assembler::equal, false, Assembler::pn, *L_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3057 delayed()->add(scan_temp, heapOopSize, scan_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3058 assert(heapOopSize != 0, "heapOopSize should be initialized");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3059
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3060 // Skip the array header in all array accesses.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3061 int elem_offset = arrayOopDesc::base_offset_in_bytes(T_OBJECT);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3062 elem_offset -= heapOopSize; // the scan pointer was pre-incremented also
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3063
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3064 // Load next super to check
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3065 if (UseCompressedOops) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3066 // Don't use load_heap_oop; we don't want to decode the element.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3067 lduw( scan_temp, elem_offset, scratch_reg );
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3068 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3069 ld_ptr( scan_temp, elem_offset, scratch_reg );
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3070 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3071
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3072 // Look for Rsuper_klass on Rsub_klass's secondary super-class-overflow list
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3073 cmp(scratch_reg, search_key);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3074
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3075 // A miss means we are NOT a subtype and need to keep looping
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3076 brx(Assembler::notEqual, false, Assembler::pn, L_loop);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3077 delayed()->deccc(count_temp); // decrement trip counter in delay slot
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3078
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3079 // Falling out the bottom means we found a hit; we ARE a subtype
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3080 if (decode_super_klass) decode_heap_oop(super_klass);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3081
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3082 // Success. Cache the super we found and proceed in triumph.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3083 st_ptr(super_klass, sub_klass, sc_offset);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3084
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3085 if (L_success != &L_fallthrough) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3086 ba(false, *L_success);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3087 delayed()->nop();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3088 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3089
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3090 bind(L_fallthrough);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3091 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3092
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3093
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3094 void MacroAssembler::check_method_handle_type(Register mtype_reg, Register mh_reg,
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3095 Register temp_reg,
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3096 Label& wrong_method_type) {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3097 if (UseCompressedOops) unimplemented("coop"); // field accesses must decode
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3098 assert_different_registers(mtype_reg, mh_reg, temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3099 // compare method type against that of the receiver
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3100 RegisterOrConstant mhtype_offset = delayed_value(java_dyn_MethodHandle::type_offset_in_bytes, temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3101 ld_ptr(mh_reg, mhtype_offset, temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3102 cmp(temp_reg, mtype_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3103 br(Assembler::notEqual, false, Assembler::pn, wrong_method_type);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3104 delayed()->nop();
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3105 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3106
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3107
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3108 // A method handle has a "vmslots" field which gives the size of its
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3109 // argument list in JVM stack slots. This field is either located directly
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3110 // in every method handle, or else is indirectly accessed through the
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3111 // method handle's MethodType. This macro hides the distinction.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3112 void MacroAssembler::load_method_handle_vmslots(Register vmslots_reg, Register mh_reg,
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3113 Register temp_reg) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3114 assert_different_registers(vmslots_reg, mh_reg, temp_reg);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3115 if (UseCompressedOops) unimplemented("coop"); // field accesses must decode
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3116 // load mh.type.form.vmslots
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3117 if (java_dyn_MethodHandle::vmslots_offset_in_bytes() != 0) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3118 // hoist vmslots into every mh to avoid dependent load chain
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3119 ld( Address(mh_reg, delayed_value(java_dyn_MethodHandle::vmslots_offset_in_bytes, temp_reg)), vmslots_reg);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3120 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3121 Register temp2_reg = vmslots_reg;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3122 ld_ptr(Address(mh_reg, delayed_value(java_dyn_MethodHandle::type_offset_in_bytes, temp_reg)), temp2_reg);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3123 ld_ptr(Address(temp2_reg, delayed_value(java_dyn_MethodType::form_offset_in_bytes, temp_reg)), temp2_reg);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3124 ld( Address(temp2_reg, delayed_value(java_dyn_MethodTypeForm::vmslots_offset_in_bytes, temp_reg)), vmslots_reg);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3125 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3126 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3127
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3128
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3129 void MacroAssembler::jump_to_method_handle_entry(Register mh_reg, Register temp_reg, bool emit_delayed_nop) {
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3130 assert(mh_reg == G3_method_handle, "caller must put MH object in G3");
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3131 assert_different_registers(mh_reg, temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3132
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3133 if (UseCompressedOops) unimplemented("coop"); // field accesses must decode
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3134
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3135 // pick out the interpreted side of the handler
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3136 ld_ptr(mh_reg, delayed_value(java_dyn_MethodHandle::vmentry_offset_in_bytes, temp_reg), temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3137
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3138 // off we go...
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3139 ld_ptr(temp_reg, MethodHandleEntry::from_interpreted_entry_offset_in_bytes(), temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3140 jmp(temp_reg, 0);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3141
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3142 // for the various stubs which take control at this point,
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3143 // see MethodHandles::generate_method_handle_stub
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3144
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3145 // Some callers can fill the delay slot.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3146 if (emit_delayed_nop) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3147 delayed()->nop();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3148 }
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3149 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3150
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3151
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3152 RegisterOrConstant MacroAssembler::argument_offset(RegisterOrConstant arg_slot,
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3153 int extra_slot_offset) {
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3154 // cf. TemplateTable::prepare_invoke(), if (load_receiver).
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1503
diff changeset
3155 int stackElementSize = Interpreter::stackElementSize;
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3156 int offset = extra_slot_offset * stackElementSize;
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3157 if (arg_slot.is_constant()) {
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3158 offset += arg_slot.as_constant() * stackElementSize;
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3159 return offset;
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3160 } else {
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3161 Register temp = arg_slot.as_register();
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3162 sll_ptr(temp, exact_log2(stackElementSize), temp);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3163 if (offset != 0)
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3164 add(temp, offset, temp);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3165 return temp;
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3166 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3167 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3168
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3169
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3170 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot,
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3171 int extra_slot_offset) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3172 return Address(Gargs, argument_offset(arg_slot, extra_slot_offset));
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3173 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3174
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3175
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3176 void MacroAssembler::biased_locking_enter(Register obj_reg, Register mark_reg,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3177 Register temp_reg,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3178 Label& done, Label* slow_case,
a61af66fc99e Initial load
duke
parents:
diff changeset
3179 BiasedLockingCounters* counters) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3180 assert(UseBiasedLocking, "why call this otherwise?");
a61af66fc99e Initial load
duke
parents:
diff changeset
3181
a61af66fc99e Initial load
duke
parents:
diff changeset
3182 if (PrintBiasedLockingStatistics) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3183 assert_different_registers(obj_reg, mark_reg, temp_reg, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3184 if (counters == NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
3185 counters = BiasedLocking::counters();
a61af66fc99e Initial load
duke
parents:
diff changeset
3186 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3187
a61af66fc99e Initial load
duke
parents:
diff changeset
3188 Label cas_label;
a61af66fc99e Initial load
duke
parents:
diff changeset
3189
a61af66fc99e Initial load
duke
parents:
diff changeset
3190 // Biased locking
a61af66fc99e Initial load
duke
parents:
diff changeset
3191 // See whether the lock is currently biased toward our thread and
a61af66fc99e Initial load
duke
parents:
diff changeset
3192 // whether the epoch is still valid
a61af66fc99e Initial load
duke
parents:
diff changeset
3193 // Note that the runtime guarantees sufficient alignment of JavaThread
a61af66fc99e Initial load
duke
parents:
diff changeset
3194 // pointers to allow age to be placed into low bits
a61af66fc99e Initial load
duke
parents:
diff changeset
3195 assert(markOopDesc::age_shift == markOopDesc::lock_bits + markOopDesc::biased_lock_bits, "biased locking makes assumptions about bit layout");
a61af66fc99e Initial load
duke
parents:
diff changeset
3196 and3(mark_reg, markOopDesc::biased_lock_mask_in_place, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3197 cmp(temp_reg, markOopDesc::biased_lock_pattern);
a61af66fc99e Initial load
duke
parents:
diff changeset
3198 brx(Assembler::notEqual, false, Assembler::pn, cas_label);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3199 delayed()->nop();
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3200
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3201 load_klass(obj_reg, temp_reg);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3202 ld_ptr(Address(temp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes()), temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3203 or3(G2_thread, temp_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3204 xor3(mark_reg, temp_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3205 andcc(temp_reg, ~((int) markOopDesc::age_mask_in_place), temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3206 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3207 cond_inc(Assembler::equal, (address) counters->biased_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3208 // Reload mark_reg as we may need it later
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3209 ld_ptr(Address(obj_reg, oopDesc::mark_offset_in_bytes()), mark_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3210 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3211 brx(Assembler::equal, true, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3212 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3213
a61af66fc99e Initial load
duke
parents:
diff changeset
3214 Label try_revoke_bias;
a61af66fc99e Initial load
duke
parents:
diff changeset
3215 Label try_rebias;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3216 Address mark_addr = Address(obj_reg, oopDesc::mark_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3217 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3218
a61af66fc99e Initial load
duke
parents:
diff changeset
3219 // At this point we know that the header has the bias pattern and
a61af66fc99e Initial load
duke
parents:
diff changeset
3220 // that we are not the bias owner in the current epoch. We need to
a61af66fc99e Initial load
duke
parents:
diff changeset
3221 // figure out more details about the state of the header in order to
a61af66fc99e Initial load
duke
parents:
diff changeset
3222 // know what operations can be legally performed on the object's
a61af66fc99e Initial load
duke
parents:
diff changeset
3223 // header.
a61af66fc99e Initial load
duke
parents:
diff changeset
3224
a61af66fc99e Initial load
duke
parents:
diff changeset
3225 // If the low three bits in the xor result aren't clear, that means
a61af66fc99e Initial load
duke
parents:
diff changeset
3226 // the prototype header is no longer biased and we have to revoke
a61af66fc99e Initial load
duke
parents:
diff changeset
3227 // the bias on this object.
a61af66fc99e Initial load
duke
parents:
diff changeset
3228 btst(markOopDesc::biased_lock_mask_in_place, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3229 brx(Assembler::notZero, false, Assembler::pn, try_revoke_bias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3230
a61af66fc99e Initial load
duke
parents:
diff changeset
3231 // Biasing is still enabled for this data type. See whether the
a61af66fc99e Initial load
duke
parents:
diff changeset
3232 // epoch of the current bias is still valid, meaning that the epoch
a61af66fc99e Initial load
duke
parents:
diff changeset
3233 // bits of the mark word are equal to the epoch bits of the
a61af66fc99e Initial load
duke
parents:
diff changeset
3234 // prototype header. (Note that the prototype header's epoch bits
a61af66fc99e Initial load
duke
parents:
diff changeset
3235 // only change at a safepoint.) If not, attempt to rebias the object
a61af66fc99e Initial load
duke
parents:
diff changeset
3236 // toward the current thread. Note that we must be absolutely sure
a61af66fc99e Initial load
duke
parents:
diff changeset
3237 // that the current epoch is invalid in order to do this because
a61af66fc99e Initial load
duke
parents:
diff changeset
3238 // otherwise the manipulations it performs on the mark word are
a61af66fc99e Initial load
duke
parents:
diff changeset
3239 // illegal.
a61af66fc99e Initial load
duke
parents:
diff changeset
3240 delayed()->btst(markOopDesc::epoch_mask_in_place, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3241 brx(Assembler::notZero, false, Assembler::pn, try_rebias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3242
a61af66fc99e Initial load
duke
parents:
diff changeset
3243 // The epoch of the current bias is still valid but we know nothing
a61af66fc99e Initial load
duke
parents:
diff changeset
3244 // about the owner; it might be set or it might be clear. Try to
a61af66fc99e Initial load
duke
parents:
diff changeset
3245 // acquire the bias of the object using an atomic operation. If this
a61af66fc99e Initial load
duke
parents:
diff changeset
3246 // fails we will go in to the runtime to revoke the object's bias.
a61af66fc99e Initial load
duke
parents:
diff changeset
3247 // Note that we first construct the presumed unbiased header so we
a61af66fc99e Initial load
duke
parents:
diff changeset
3248 // don't accidentally blow away another thread's valid bias.
a61af66fc99e Initial load
duke
parents:
diff changeset
3249 delayed()->and3(mark_reg,
a61af66fc99e Initial load
duke
parents:
diff changeset
3250 markOopDesc::biased_lock_mask_in_place | markOopDesc::age_mask_in_place | markOopDesc::epoch_mask_in_place,
a61af66fc99e Initial load
duke
parents:
diff changeset
3251 mark_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3252 or3(G2_thread, mark_reg, temp_reg);
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3253 casn(mark_addr.base(), mark_reg, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3254 // If the biasing toward our thread failed, this means that
a61af66fc99e Initial load
duke
parents:
diff changeset
3255 // another thread succeeded in biasing it toward itself and we
a61af66fc99e Initial load
duke
parents:
diff changeset
3256 // need to revoke that bias. The revocation will occur in the
a61af66fc99e Initial load
duke
parents:
diff changeset
3257 // interpreter runtime in the slow case.
a61af66fc99e Initial load
duke
parents:
diff changeset
3258 cmp(mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3259 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3260 cond_inc(Assembler::zero, (address) counters->anonymously_biased_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3261 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3262 if (slow_case != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3263 brx(Assembler::notEqual, true, Assembler::pn, *slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
3264 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3265 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3266 br(Assembler::always, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3267 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3268
a61af66fc99e Initial load
duke
parents:
diff changeset
3269 bind(try_rebias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3270 // At this point we know the epoch has expired, meaning that the
a61af66fc99e Initial load
duke
parents:
diff changeset
3271 // current "bias owner", if any, is actually invalid. Under these
a61af66fc99e Initial load
duke
parents:
diff changeset
3272 // circumstances _only_, we are allowed to use the current header's
a61af66fc99e Initial load
duke
parents:
diff changeset
3273 // value as the comparison value when doing the cas to acquire the
a61af66fc99e Initial load
duke
parents:
diff changeset
3274 // bias in the current epoch. In other words, we allow transfer of
a61af66fc99e Initial load
duke
parents:
diff changeset
3275 // the bias from one thread to another directly in this situation.
a61af66fc99e Initial load
duke
parents:
diff changeset
3276 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3277 // FIXME: due to a lack of registers we currently blow away the age
a61af66fc99e Initial load
duke
parents:
diff changeset
3278 // bits in this situation. Should attempt to preserve them.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3279 load_klass(obj_reg, temp_reg);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3280 ld_ptr(Address(temp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes()), temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3281 or3(G2_thread, temp_reg, temp_reg);
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3282 casn(mark_addr.base(), mark_reg, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3283 // If the biasing toward our thread failed, this means that
a61af66fc99e Initial load
duke
parents:
diff changeset
3284 // another thread succeeded in biasing it toward itself and we
a61af66fc99e Initial load
duke
parents:
diff changeset
3285 // need to revoke that bias. The revocation will occur in the
a61af66fc99e Initial load
duke
parents:
diff changeset
3286 // interpreter runtime in the slow case.
a61af66fc99e Initial load
duke
parents:
diff changeset
3287 cmp(mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3288 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3289 cond_inc(Assembler::zero, (address) counters->rebiased_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3290 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3291 if (slow_case != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3292 brx(Assembler::notEqual, true, Assembler::pn, *slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
3293 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3294 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3295 br(Assembler::always, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3296 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3297
a61af66fc99e Initial load
duke
parents:
diff changeset
3298 bind(try_revoke_bias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3299 // The prototype mark in the klass doesn't have the bias bit set any
a61af66fc99e Initial load
duke
parents:
diff changeset
3300 // more, indicating that objects of this data type are not supposed
a61af66fc99e Initial load
duke
parents:
diff changeset
3301 // to be biased any more. We are going to try to reset the mark of
a61af66fc99e Initial load
duke
parents:
diff changeset
3302 // this object to the prototype value and fall through to the
a61af66fc99e Initial load
duke
parents:
diff changeset
3303 // CAS-based locking scheme. Note that if our CAS fails, it means
a61af66fc99e Initial load
duke
parents:
diff changeset
3304 // that another thread raced us for the privilege of revoking the
a61af66fc99e Initial load
duke
parents:
diff changeset
3305 // bias of this particular object, so it's okay to continue in the
a61af66fc99e Initial load
duke
parents:
diff changeset
3306 // normal locking code.
a61af66fc99e Initial load
duke
parents:
diff changeset
3307 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3308 // FIXME: due to a lack of registers we currently blow away the age
a61af66fc99e Initial load
duke
parents:
diff changeset
3309 // bits in this situation. Should attempt to preserve them.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3310 load_klass(obj_reg, temp_reg);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3311 ld_ptr(Address(temp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes()), temp_reg);
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3312 casn(mark_addr.base(), mark_reg, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3313 // Fall through to the normal CAS-based lock, because no matter what
a61af66fc99e Initial load
duke
parents:
diff changeset
3314 // the result of the above CAS, some thread must have succeeded in
a61af66fc99e Initial load
duke
parents:
diff changeset
3315 // removing the bias bit from the object's header.
a61af66fc99e Initial load
duke
parents:
diff changeset
3316 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3317 cmp(mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3318 cond_inc(Assembler::zero, (address) counters->revoked_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3319 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3320
a61af66fc99e Initial load
duke
parents:
diff changeset
3321 bind(cas_label);
a61af66fc99e Initial load
duke
parents:
diff changeset
3322 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3323
a61af66fc99e Initial load
duke
parents:
diff changeset
3324 void MacroAssembler::biased_locking_exit (Address mark_addr, Register temp_reg, Label& done,
a61af66fc99e Initial load
duke
parents:
diff changeset
3325 bool allow_delay_slot_filling) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3326 // Check for biased locking unlock case, which is a no-op
a61af66fc99e Initial load
duke
parents:
diff changeset
3327 // Note: we do not have to check the thread ID for two reasons.
a61af66fc99e Initial load
duke
parents:
diff changeset
3328 // First, the interpreter checks for IllegalMonitorStateException at
a61af66fc99e Initial load
duke
parents:
diff changeset
3329 // a higher level. Second, if the bias was revoked while we held the
a61af66fc99e Initial load
duke
parents:
diff changeset
3330 // lock, the object could not be rebiased toward another thread, so
a61af66fc99e Initial load
duke
parents:
diff changeset
3331 // the bias bit would be clear.
a61af66fc99e Initial load
duke
parents:
diff changeset
3332 ld_ptr(mark_addr, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3333 and3(temp_reg, markOopDesc::biased_lock_mask_in_place, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3334 cmp(temp_reg, markOopDesc::biased_lock_pattern);
a61af66fc99e Initial load
duke
parents:
diff changeset
3335 brx(Assembler::equal, allow_delay_slot_filling, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3336 delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
3337 if (!allow_delay_slot_filling) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3338 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3339 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3340 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3341
a61af66fc99e Initial load
duke
parents:
diff changeset
3342
a61af66fc99e Initial load
duke
parents:
diff changeset
3343 // CASN -- 32-64 bit switch hitter similar to the synthetic CASN provided by
a61af66fc99e Initial load
duke
parents:
diff changeset
3344 // Solaris/SPARC's "as". Another apt name would be cas_ptr()
a61af66fc99e Initial load
duke
parents:
diff changeset
3345
a61af66fc99e Initial load
duke
parents:
diff changeset
3346 void MacroAssembler::casn (Register addr_reg, Register cmp_reg, Register set_reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3347 casx_under_lock (addr_reg, cmp_reg, set_reg, (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr()) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3348 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3349
a61af66fc99e Initial load
duke
parents:
diff changeset
3350
a61af66fc99e Initial load
duke
parents:
diff changeset
3351
a61af66fc99e Initial load
duke
parents:
diff changeset
3352 // compiler_lock_object() and compiler_unlock_object() are direct transliterations
a61af66fc99e Initial load
duke
parents:
diff changeset
3353 // of i486.ad fast_lock() and fast_unlock(). See those methods for detailed comments.
a61af66fc99e Initial load
duke
parents:
diff changeset
3354 // The code could be tightened up considerably.
a61af66fc99e Initial load
duke
parents:
diff changeset
3355 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3356 // box->dhw disposition - post-conditions at DONE_LABEL.
a61af66fc99e Initial load
duke
parents:
diff changeset
3357 // - Successful inflated lock: box->dhw != 0.
a61af66fc99e Initial load
duke
parents:
diff changeset
3358 // Any non-zero value suffices.
a61af66fc99e Initial load
duke
parents:
diff changeset
3359 // Consider G2_thread, rsp, boxReg, or unused_mark()
a61af66fc99e Initial load
duke
parents:
diff changeset
3360 // - Successful Stack-lock: box->dhw == mark.
a61af66fc99e Initial load
duke
parents:
diff changeset
3361 // box->dhw must contain the displaced mark word value
a61af66fc99e Initial load
duke
parents:
diff changeset
3362 // - Failure -- icc.ZFlag == 0 and box->dhw is undefined.
a61af66fc99e Initial load
duke
parents:
diff changeset
3363 // The slow-path fast_enter() and slow_enter() operators
a61af66fc99e Initial load
duke
parents:
diff changeset
3364 // are responsible for setting box->dhw = NonZero (typically ::unused_mark).
a61af66fc99e Initial load
duke
parents:
diff changeset
3365 // - Biased: box->dhw is undefined
a61af66fc99e Initial load
duke
parents:
diff changeset
3366 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3367 // SPARC refworkload performance - specifically jetstream and scimark - are
a61af66fc99e Initial load
duke
parents:
diff changeset
3368 // extremely sensitive to the size of the code emitted by compiler_lock_object
a61af66fc99e Initial load
duke
parents:
diff changeset
3369 // and compiler_unlock_object. Critically, the key factor is code size, not path
a61af66fc99e Initial load
duke
parents:
diff changeset
3370 // length. (Simply experiments to pad CLO with unexecuted NOPs demonstrte the
a61af66fc99e Initial load
duke
parents:
diff changeset
3371 // effect).
a61af66fc99e Initial load
duke
parents:
diff changeset
3372
a61af66fc99e Initial load
duke
parents:
diff changeset
3373
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3374 void MacroAssembler::compiler_lock_object(Register Roop, Register Rmark,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3375 Register Rbox, Register Rscratch,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3376 BiasedLockingCounters* counters,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3377 bool try_bias) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3378 Address mark_addr(Roop, oopDesc::mark_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3379
a61af66fc99e Initial load
duke
parents:
diff changeset
3380 verify_oop(Roop);
a61af66fc99e Initial load
duke
parents:
diff changeset
3381 Label done ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3382
a61af66fc99e Initial load
duke
parents:
diff changeset
3383 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3384 inc_counter((address) counters->total_entry_count_addr(), Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3385 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3386
a61af66fc99e Initial load
duke
parents:
diff changeset
3387 if (EmitSync & 1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3388 mov (3, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3389 st_ptr (Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3390 cmp (SP, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3391 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3392 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3393
a61af66fc99e Initial load
duke
parents:
diff changeset
3394 if (EmitSync & 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3395
a61af66fc99e Initial load
duke
parents:
diff changeset
3396 // Fetch object's markword
a61af66fc99e Initial load
duke
parents:
diff changeset
3397 ld_ptr(mark_addr, Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3398
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3399 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3400 biased_locking_enter(Roop, Rmark, Rscratch, done, NULL, counters);
a61af66fc99e Initial load
duke
parents:
diff changeset
3401 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3402
a61af66fc99e Initial load
duke
parents:
diff changeset
3403 // Save Rbox in Rscratch to be used for the cas operation
a61af66fc99e Initial load
duke
parents:
diff changeset
3404 mov(Rbox, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3405
a61af66fc99e Initial load
duke
parents:
diff changeset
3406 // set Rmark to markOop | markOopDesc::unlocked_value
a61af66fc99e Initial load
duke
parents:
diff changeset
3407 or3(Rmark, markOopDesc::unlocked_value, Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3408
a61af66fc99e Initial load
duke
parents:
diff changeset
3409 // Initialize the box. (Must happen before we update the object mark!)
a61af66fc99e Initial load
duke
parents:
diff changeset
3410 st_ptr(Rmark, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3411
a61af66fc99e Initial load
duke
parents:
diff changeset
3412 // compare object markOop with Rmark and if equal exchange Rscratch with object markOop
a61af66fc99e Initial load
duke
parents:
diff changeset
3413 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3414 casx_under_lock(mark_addr.base(), Rmark, Rscratch,
a61af66fc99e Initial load
duke
parents:
diff changeset
3415 (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr());
a61af66fc99e Initial load
duke
parents:
diff changeset
3416
a61af66fc99e Initial load
duke
parents:
diff changeset
3417 // if compare/exchange succeeded we found an unlocked object and we now have locked it
a61af66fc99e Initial load
duke
parents:
diff changeset
3418 // hence we are done
a61af66fc99e Initial load
duke
parents:
diff changeset
3419 cmp(Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3420 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3421 sub(Rscratch, STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3422 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3423 brx(Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3424 delayed()->sub(Rscratch, SP, Rscratch); //pull next instruction into delay slot
a61af66fc99e Initial load
duke
parents:
diff changeset
3425
a61af66fc99e Initial load
duke
parents:
diff changeset
3426 // we did not find an unlocked object so see if this is a recursive case
a61af66fc99e Initial load
duke
parents:
diff changeset
3427 // sub(Rscratch, SP, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3428 assert(os::vm_page_size() > 0xfff, "page size too small - change the constant");
a61af66fc99e Initial load
duke
parents:
diff changeset
3429 andcc(Rscratch, 0xfffff003, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3430 st_ptr(Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3431 bind (done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3432 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3433 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3434
a61af66fc99e Initial load
duke
parents:
diff changeset
3435 Label Egress ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3436
a61af66fc99e Initial load
duke
parents:
diff changeset
3437 if (EmitSync & 256) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3438 Label IsInflated ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3439
a61af66fc99e Initial load
duke
parents:
diff changeset
3440 ld_ptr (mark_addr, Rmark); // fetch obj->mark
a61af66fc99e Initial load
duke
parents:
diff changeset
3441 // Triage: biased, stack-locked, neutral, inflated
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3442 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3443 biased_locking_enter(Roop, Rmark, Rscratch, done, NULL, counters);
a61af66fc99e Initial load
duke
parents:
diff changeset
3444 // Invariant: if control reaches this point in the emitted stream
a61af66fc99e Initial load
duke
parents:
diff changeset
3445 // then Rmark has not been modified.
a61af66fc99e Initial load
duke
parents:
diff changeset
3446 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3447
a61af66fc99e Initial load
duke
parents:
diff changeset
3448 // Store mark into displaced mark field in the on-stack basic-lock "box"
a61af66fc99e Initial load
duke
parents:
diff changeset
3449 // Critically, this must happen before the CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3450 // Maximize the ST-CAS distance to minimize the ST-before-CAS penalty.
a61af66fc99e Initial load
duke
parents:
diff changeset
3451 st_ptr (Rmark, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3452 andcc (Rmark, 2, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3453 brx (Assembler::notZero, false, Assembler::pn, IsInflated) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3454 delayed() ->
a61af66fc99e Initial load
duke
parents:
diff changeset
3455
a61af66fc99e Initial load
duke
parents:
diff changeset
3456 // Try stack-lock acquisition.
a61af66fc99e Initial load
duke
parents:
diff changeset
3457 // Beware: the 1st instruction is in a delay slot
a61af66fc99e Initial load
duke
parents:
diff changeset
3458 mov (Rbox, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3459 or3 (Rmark, markOopDesc::unlocked_value, Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3460 assert (mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3461 casn (mark_addr.base(), Rmark, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3462 cmp (Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3463 brx (Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3464 delayed()->sub(Rscratch, SP, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3465
a61af66fc99e Initial load
duke
parents:
diff changeset
3466 // Stack-lock attempt failed - check for recursive stack-lock.
a61af66fc99e Initial load
duke
parents:
diff changeset
3467 // See the comments below about how we might remove this case.
a61af66fc99e Initial load
duke
parents:
diff changeset
3468 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3469 sub (Rscratch, STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3470 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3471 assert(os::vm_page_size() > 0xfff, "page size too small - change the constant");
a61af66fc99e Initial load
duke
parents:
diff changeset
3472 andcc (Rscratch, 0xfffff003, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3473 br (Assembler::always, false, Assembler::pt, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3474 delayed()-> st_ptr (Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3475
a61af66fc99e Initial load
duke
parents:
diff changeset
3476 bind (IsInflated) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3477 if (EmitSync & 64) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3478 // If m->owner != null goto IsLocked
a61af66fc99e Initial load
duke
parents:
diff changeset
3479 // Pessimistic form: Test-and-CAS vs CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3480 // The optimistic form avoids RTS->RTO cache line upgrades.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3481 ld_ptr (Rmark, ObjectMonitor::owner_offset_in_bytes() - 2, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3482 andcc (Rscratch, Rscratch, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3483 brx (Assembler::notZero, false, Assembler::pn, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3484 delayed()->nop() ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3485 // m->owner == null : it's unlocked.
a61af66fc99e Initial load
duke
parents:
diff changeset
3486 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3487
a61af66fc99e Initial load
duke
parents:
diff changeset
3488 // Try to CAS m->owner from null to Self
a61af66fc99e Initial load
duke
parents:
diff changeset
3489 // Invariant: if we acquire the lock then _recursions should be 0.
a61af66fc99e Initial load
duke
parents:
diff changeset
3490 add (Rmark, ObjectMonitor::owner_offset_in_bytes()-2, Rmark) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3491 mov (G2_thread, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3492 casn (Rmark, G0, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3493 cmp (Rscratch, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3494 // Intentional fall-through into done
a61af66fc99e Initial load
duke
parents:
diff changeset
3495 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3496 // Aggressively avoid the Store-before-CAS penalty
a61af66fc99e Initial load
duke
parents:
diff changeset
3497 // Defer the store into box->dhw until after the CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3498 Label IsInflated, Recursive ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3499
a61af66fc99e Initial load
duke
parents:
diff changeset
3500 // Anticipate CAS -- Avoid RTS->RTO upgrade
a61af66fc99e Initial load
duke
parents:
diff changeset
3501 // prefetch (mark_addr, Assembler::severalWritesAndPossiblyReads) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3502
a61af66fc99e Initial load
duke
parents:
diff changeset
3503 ld_ptr (mark_addr, Rmark); // fetch obj->mark
a61af66fc99e Initial load
duke
parents:
diff changeset
3504 // Triage: biased, stack-locked, neutral, inflated
a61af66fc99e Initial load
duke
parents:
diff changeset
3505
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3506 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3507 biased_locking_enter(Roop, Rmark, Rscratch, done, NULL, counters);
a61af66fc99e Initial load
duke
parents:
diff changeset
3508 // Invariant: if control reaches this point in the emitted stream
a61af66fc99e Initial load
duke
parents:
diff changeset
3509 // then Rmark has not been modified.
a61af66fc99e Initial load
duke
parents:
diff changeset
3510 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3511 andcc (Rmark, 2, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3512 brx (Assembler::notZero, false, Assembler::pn, IsInflated) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3513 delayed()-> // Beware - dangling delay-slot
a61af66fc99e Initial load
duke
parents:
diff changeset
3514
a61af66fc99e Initial load
duke
parents:
diff changeset
3515 // Try stack-lock acquisition.
a61af66fc99e Initial load
duke
parents:
diff changeset
3516 // Transiently install BUSY (0) encoding in the mark word.
a61af66fc99e Initial load
duke
parents:
diff changeset
3517 // if the CAS of 0 into the mark was successful then we execute:
a61af66fc99e Initial load
duke
parents:
diff changeset
3518 // ST box->dhw = mark -- save fetched mark in on-stack basiclock box
a61af66fc99e Initial load
duke
parents:
diff changeset
3519 // ST obj->mark = box -- overwrite transient 0 value
a61af66fc99e Initial load
duke
parents:
diff changeset
3520 // This presumes TSO, of course.
a61af66fc99e Initial load
duke
parents:
diff changeset
3521
a61af66fc99e Initial load
duke
parents:
diff changeset
3522 mov (0, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3523 or3 (Rmark, markOopDesc::unlocked_value, Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3524 assert (mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3525 casn (mark_addr.base(), Rmark, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3526 // prefetch (mark_addr, Assembler::severalWritesAndPossiblyReads) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3527 cmp (Rscratch, Rmark) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3528 brx (Assembler::notZero, false, Assembler::pn, Recursive) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3529 delayed() ->
a61af66fc99e Initial load
duke
parents:
diff changeset
3530 st_ptr (Rmark, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3531 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3532 cond_inc(Assembler::equal, (address) counters->fast_path_entry_count_addr(), Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3533 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3534 br (Assembler::always, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3535 delayed() ->
a61af66fc99e Initial load
duke
parents:
diff changeset
3536 st_ptr (Rbox, mark_addr) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3537
a61af66fc99e Initial load
duke
parents:
diff changeset
3538 bind (Recursive) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3539 // Stack-lock attempt failed - check for recursive stack-lock.
a61af66fc99e Initial load
duke
parents:
diff changeset
3540 // Tests show that we can remove the recursive case with no impact
a61af66fc99e Initial load
duke
parents:
diff changeset
3541 // on refworkload 0.83. If we need to reduce the size of the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3542 // emitted by compiler_lock_object() the recursive case is perfect
a61af66fc99e Initial load
duke
parents:
diff changeset
3543 // candidate.
a61af66fc99e Initial load
duke
parents:
diff changeset
3544 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3545 // A more extreme idea is to always inflate on stack-lock recursion.
a61af66fc99e Initial load
duke
parents:
diff changeset
3546 // This lets us eliminate the recursive checks in compiler_lock_object
a61af66fc99e Initial load
duke
parents:
diff changeset
3547 // and compiler_unlock_object and the (box->dhw == 0) encoding.
a61af66fc99e Initial load
duke
parents:
diff changeset
3548 // A brief experiment - requiring changes to synchronizer.cpp, interpreter,
a61af66fc99e Initial load
duke
parents:
diff changeset
3549 // and showed a performance *increase*. In the same experiment I eliminated
a61af66fc99e Initial load
duke
parents:
diff changeset
3550 // the fast-path stack-lock code from the interpreter and always passed
a61af66fc99e Initial load
duke
parents:
diff changeset
3551 // control to the "slow" operators in synchronizer.cpp.
a61af66fc99e Initial load
duke
parents:
diff changeset
3552
a61af66fc99e Initial load
duke
parents:
diff changeset
3553 // RScratch contains the fetched obj->mark value from the failed CASN.
a61af66fc99e Initial load
duke
parents:
diff changeset
3554 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3555 sub (Rscratch, STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3556 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3557 sub(Rscratch, SP, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3558 assert(os::vm_page_size() > 0xfff, "page size too small - change the constant");
a61af66fc99e Initial load
duke
parents:
diff changeset
3559 andcc (Rscratch, 0xfffff003, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3560 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3561 // Accounting needs the Rscratch register
a61af66fc99e Initial load
duke
parents:
diff changeset
3562 st_ptr (Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3563 cond_inc(Assembler::equal, (address) counters->fast_path_entry_count_addr(), Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3564 br (Assembler::always, false, Assembler::pt, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3565 delayed()->nop() ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3566 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3567 br (Assembler::always, false, Assembler::pt, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3568 delayed()-> st_ptr (Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3569 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3570
a61af66fc99e Initial load
duke
parents:
diff changeset
3571 bind (IsInflated) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3572 if (EmitSync & 64) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3573 // If m->owner != null goto IsLocked
a61af66fc99e Initial load
duke
parents:
diff changeset
3574 // Test-and-CAS vs CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3575 // Pessimistic form avoids futile (doomed) CAS attempts
a61af66fc99e Initial load
duke
parents:
diff changeset
3576 // The optimistic form avoids RTS->RTO cache line upgrades.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3577 ld_ptr (Rmark, ObjectMonitor::owner_offset_in_bytes() - 2, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3578 andcc (Rscratch, Rscratch, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3579 brx (Assembler::notZero, false, Assembler::pn, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3580 delayed()->nop() ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3581 // m->owner == null : it's unlocked.
a61af66fc99e Initial load
duke
parents:
diff changeset
3582 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3583
a61af66fc99e Initial load
duke
parents:
diff changeset
3584 // Try to CAS m->owner from null to Self
a61af66fc99e Initial load
duke
parents:
diff changeset
3585 // Invariant: if we acquire the lock then _recursions should be 0.
a61af66fc99e Initial load
duke
parents:
diff changeset
3586 add (Rmark, ObjectMonitor::owner_offset_in_bytes()-2, Rmark) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3587 mov (G2_thread, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3588 casn (Rmark, G0, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3589 cmp (Rscratch, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3590 // ST box->displaced_header = NonZero.
a61af66fc99e Initial load
duke
parents:
diff changeset
3591 // Any non-zero value suffices:
a61af66fc99e Initial load
duke
parents:
diff changeset
3592 // unused_mark(), G2_thread, RBox, RScratch, rsp, etc.
a61af66fc99e Initial load
duke
parents:
diff changeset
3593 st_ptr (Rbox, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3594 // Intentional fall-through into done
a61af66fc99e Initial load
duke
parents:
diff changeset
3595 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3596
a61af66fc99e Initial load
duke
parents:
diff changeset
3597 bind (done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3598 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3599
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3600 void MacroAssembler::compiler_unlock_object(Register Roop, Register Rmark,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3601 Register Rbox, Register Rscratch,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3602 bool try_bias) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3603 Address mark_addr(Roop, oopDesc::mark_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3604
a61af66fc99e Initial load
duke
parents:
diff changeset
3605 Label done ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3606
a61af66fc99e Initial load
duke
parents:
diff changeset
3607 if (EmitSync & 4) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3608 cmp (SP, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3609 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3610 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3611
a61af66fc99e Initial load
duke
parents:
diff changeset
3612 if (EmitSync & 8) {
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3613 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3614 biased_locking_exit(mark_addr, Rscratch, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3615 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3616
a61af66fc99e Initial load
duke
parents:
diff changeset
3617 // Test first if it is a fast recursive unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
3618 ld_ptr(Rbox, BasicLock::displaced_header_offset_in_bytes(), Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3619 cmp(Rmark, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3620 brx(Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3621 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3622
a61af66fc99e Initial load
duke
parents:
diff changeset
3623 // Check if it is still a light weight lock, this is is true if we see
a61af66fc99e Initial load
duke
parents:
diff changeset
3624 // the stack address of the basicLock in the markOop of the object
a61af66fc99e Initial load
duke
parents:
diff changeset
3625 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3626 casx_under_lock(mark_addr.base(), Rbox, Rmark,
a61af66fc99e Initial load
duke
parents:
diff changeset
3627 (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr());
a61af66fc99e Initial load
duke
parents:
diff changeset
3628 br (Assembler::always, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3629 delayed()->cmp(Rbox, Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3630 bind (done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3631 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3632 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3633
a61af66fc99e Initial load
duke
parents:
diff changeset
3634 // Beware ... If the aggregate size of the code emitted by CLO and CUO is
a61af66fc99e Initial load
duke
parents:
diff changeset
3635 // is too large performance rolls abruptly off a cliff.
a61af66fc99e Initial load
duke
parents:
diff changeset
3636 // This could be related to inlining policies, code cache management, or
a61af66fc99e Initial load
duke
parents:
diff changeset
3637 // I$ effects.
a61af66fc99e Initial load
duke
parents:
diff changeset
3638 Label LStacked ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3639
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3640 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3641 // TODO: eliminate redundant LDs of obj->mark
a61af66fc99e Initial load
duke
parents:
diff changeset
3642 biased_locking_exit(mark_addr, Rscratch, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3643 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3644
a61af66fc99e Initial load
duke
parents:
diff changeset
3645 ld_ptr (Roop, oopDesc::mark_offset_in_bytes(), Rmark) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3646 ld_ptr (Rbox, BasicLock::displaced_header_offset_in_bytes(), Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3647 andcc (Rscratch, Rscratch, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3648 brx (Assembler::zero, false, Assembler::pn, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3649 delayed()-> nop() ; // consider: relocate fetch of mark, above, into this DS
a61af66fc99e Initial load
duke
parents:
diff changeset
3650 andcc (Rmark, 2, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3651 brx (Assembler::zero, false, Assembler::pt, LStacked) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3652 delayed()-> nop() ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3653
a61af66fc99e Initial load
duke
parents:
diff changeset
3654 // It's inflated
a61af66fc99e Initial load
duke
parents:
diff changeset
3655 // Conceptually we need a #loadstore|#storestore "release" MEMBAR before
a61af66fc99e Initial load
duke
parents:
diff changeset
3656 // the ST of 0 into _owner which releases the lock. This prevents loads
a61af66fc99e Initial load
duke
parents:
diff changeset
3657 // and stores within the critical section from reordering (floating)
a61af66fc99e Initial load
duke
parents:
diff changeset
3658 // past the store that releases the lock. But TSO is a strong memory model
a61af66fc99e Initial load
duke
parents:
diff changeset
3659 // and that particular flavor of barrier is a noop, so we can safely elide it.
a61af66fc99e Initial load
duke
parents:
diff changeset
3660 // Note that we use 1-0 locking by default for the inflated case. We
a61af66fc99e Initial load
duke
parents:
diff changeset
3661 // close the resultant (and rare) race by having contented threads in
a61af66fc99e Initial load
duke
parents:
diff changeset
3662 // monitorenter periodically poll _owner.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3663 ld_ptr (Rmark, ObjectMonitor::owner_offset_in_bytes() - 2, Rscratch);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3664 ld_ptr (Rmark, ObjectMonitor::recursions_offset_in_bytes() - 2, Rbox);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3665 xor3 (Rscratch, G2_thread, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3666 orcc (Rbox, Rscratch, Rbox) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3667 brx (Assembler::notZero, false, Assembler::pn, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3668 delayed()->
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3669 ld_ptr (Rmark, ObjectMonitor::EntryList_offset_in_bytes() - 2, Rscratch);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3670 ld_ptr (Rmark, ObjectMonitor::cxq_offset_in_bytes() - 2, Rbox);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3671 orcc (Rbox, Rscratch, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3672 if (EmitSync & 65536) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3673 Label LSucc ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3674 brx (Assembler::notZero, false, Assembler::pn, LSucc) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3675 delayed()->nop() ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3676 br (Assembler::always, false, Assembler::pt, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3677 delayed()->
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3678 st_ptr (G0, Rmark, ObjectMonitor::owner_offset_in_bytes() - 2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3679
a61af66fc99e Initial load
duke
parents:
diff changeset
3680 bind (LSucc) ;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3681 st_ptr (G0, Rmark, ObjectMonitor::owner_offset_in_bytes() - 2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3682 if (os::is_MP()) { membar (StoreLoad) ; }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3683 ld_ptr (Rmark, ObjectMonitor::succ_offset_in_bytes() - 2, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3684 andcc (Rscratch, Rscratch, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3685 brx (Assembler::notZero, false, Assembler::pt, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3686 delayed()-> andcc (G0, G0, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3687 add (Rmark, ObjectMonitor::owner_offset_in_bytes()-2, Rmark) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3688 mov (G2_thread, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3689 casn (Rmark, G0, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3690 cmp (Rscratch, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3691 // invert icc.zf and goto done
a61af66fc99e Initial load
duke
parents:
diff changeset
3692 brx (Assembler::notZero, false, Assembler::pt, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3693 delayed() -> cmp (G0, G0) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3694 br (Assembler::always, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3695 delayed() -> cmp (G0, 1) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3696 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3697 brx (Assembler::notZero, false, Assembler::pn, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3698 delayed()->nop() ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3699 br (Assembler::always, false, Assembler::pt, done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3700 delayed()->
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3701 st_ptr (G0, Rmark, ObjectMonitor::owner_offset_in_bytes() - 2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3702 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3703
a61af66fc99e Initial load
duke
parents:
diff changeset
3704 bind (LStacked) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3705 // Consider: we could replace the expensive CAS in the exit
a61af66fc99e Initial load
duke
parents:
diff changeset
3706 // path with a simple ST of the displaced mark value fetched from
a61af66fc99e Initial load
duke
parents:
diff changeset
3707 // the on-stack basiclock box. That admits a race where a thread T2
a61af66fc99e Initial load
duke
parents:
diff changeset
3708 // in the slow lock path -- inflating with monitor M -- could race a
a61af66fc99e Initial load
duke
parents:
diff changeset
3709 // thread T1 in the fast unlock path, resulting in a missed wakeup for T2.
a61af66fc99e Initial load
duke
parents:
diff changeset
3710 // More precisely T1 in the stack-lock unlock path could "stomp" the
a61af66fc99e Initial load
duke
parents:
diff changeset
3711 // inflated mark value M installed by T2, resulting in an orphan
a61af66fc99e Initial load
duke
parents:
diff changeset
3712 // object monitor M and T2 becoming stranded. We can remedy that situation
a61af66fc99e Initial load
duke
parents:
diff changeset
3713 // by having T2 periodically poll the object's mark word using timed wait
a61af66fc99e Initial load
duke
parents:
diff changeset
3714 // operations. If T2 discovers that a stomp has occurred it vacates
a61af66fc99e Initial load
duke
parents:
diff changeset
3715 // the monitor M and wakes any other threads stranded on the now-orphan M.
a61af66fc99e Initial load
duke
parents:
diff changeset
3716 // In addition the monitor scavenger, which performs deflation,
a61af66fc99e Initial load
duke
parents:
diff changeset
3717 // would also need to check for orpan monitors and stranded threads.
a61af66fc99e Initial load
duke
parents:
diff changeset
3718 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3719 // Finally, inflation is also used when T2 needs to assign a hashCode
a61af66fc99e Initial load
duke
parents:
diff changeset
3720 // to O and O is stack-locked by T1. The "stomp" race could cause
a61af66fc99e Initial load
duke
parents:
diff changeset
3721 // an assigned hashCode value to be lost. We can avoid that condition
a61af66fc99e Initial load
duke
parents:
diff changeset
3722 // and provide the necessary hashCode stability invariants by ensuring
a61af66fc99e Initial load
duke
parents:
diff changeset
3723 // that hashCode generation is idempotent between copying GCs.
a61af66fc99e Initial load
duke
parents:
diff changeset
3724 // For example we could compute the hashCode of an object O as
a61af66fc99e Initial load
duke
parents:
diff changeset
3725 // O's heap address XOR some high quality RNG value that is refreshed
a61af66fc99e Initial load
duke
parents:
diff changeset
3726 // at GC-time. The monitor scavenger would install the hashCode
a61af66fc99e Initial load
duke
parents:
diff changeset
3727 // found in any orphan monitors. Again, the mechanism admits a
a61af66fc99e Initial load
duke
parents:
diff changeset
3728 // lost-update "stomp" WAW race but detects and recovers as needed.
a61af66fc99e Initial load
duke
parents:
diff changeset
3729 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3730 // A prototype implementation showed excellent results, although
a61af66fc99e Initial load
duke
parents:
diff changeset
3731 // the scavenger and timeout code was rather involved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3732
a61af66fc99e Initial load
duke
parents:
diff changeset
3733 casn (mark_addr.base(), Rbox, Rscratch) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3734 cmp (Rbox, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3735 // Intentional fall through into done ...
a61af66fc99e Initial load
duke
parents:
diff changeset
3736
a61af66fc99e Initial load
duke
parents:
diff changeset
3737 bind (done) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3738 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3739
a61af66fc99e Initial load
duke
parents:
diff changeset
3740
a61af66fc99e Initial load
duke
parents:
diff changeset
3741
a61af66fc99e Initial load
duke
parents:
diff changeset
3742 void MacroAssembler::print_CPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3743 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3744 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3745
a61af66fc99e Initial load
duke
parents:
diff changeset
3746 void MacroAssembler::verify_FPU(int stack_depth, const char* s) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3747 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3748 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3749
a61af66fc99e Initial load
duke
parents:
diff changeset
3750 void MacroAssembler::push_IU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3751 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3752 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3753
a61af66fc99e Initial load
duke
parents:
diff changeset
3754
a61af66fc99e Initial load
duke
parents:
diff changeset
3755 void MacroAssembler::pop_IU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3756 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3757 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3758
a61af66fc99e Initial load
duke
parents:
diff changeset
3759
a61af66fc99e Initial load
duke
parents:
diff changeset
3760 void MacroAssembler::push_FPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3761 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3762 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3763
a61af66fc99e Initial load
duke
parents:
diff changeset
3764
a61af66fc99e Initial load
duke
parents:
diff changeset
3765 void MacroAssembler::pop_FPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3766 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3767 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3768
a61af66fc99e Initial load
duke
parents:
diff changeset
3769
a61af66fc99e Initial load
duke
parents:
diff changeset
3770 void MacroAssembler::push_CPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3771 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3772 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3773
a61af66fc99e Initial load
duke
parents:
diff changeset
3774
a61af66fc99e Initial load
duke
parents:
diff changeset
3775 void MacroAssembler::pop_CPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3776 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3777 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3778
a61af66fc99e Initial load
duke
parents:
diff changeset
3779
a61af66fc99e Initial load
duke
parents:
diff changeset
3780
a61af66fc99e Initial load
duke
parents:
diff changeset
3781 void MacroAssembler::verify_tlab() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3782 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3783 if (UseTLAB && VerifyOops) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3784 Label next, next2, ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
3785 Register t1 = L0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3786 Register t2 = L1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3787 Register t3 = L2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3788
a61af66fc99e Initial load
duke
parents:
diff changeset
3789 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3790 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3791 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_start_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3792 or3(t1, t2, t3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3793 cmp(t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3794 br(Assembler::greaterEqual, false, Assembler::pn, next);
a61af66fc99e Initial load
duke
parents:
diff changeset
3795 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3796 stop("assert(top >= start)");
a61af66fc99e Initial load
duke
parents:
diff changeset
3797 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
3798
a61af66fc99e Initial load
duke
parents:
diff changeset
3799 bind(next);
a61af66fc99e Initial load
duke
parents:
diff changeset
3800 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3801 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_end_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3802 or3(t3, t2, t3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3803 cmp(t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3804 br(Assembler::lessEqual, false, Assembler::pn, next2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3805 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3806 stop("assert(top <= end)");
a61af66fc99e Initial load
duke
parents:
diff changeset
3807 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
3808
a61af66fc99e Initial load
duke
parents:
diff changeset
3809 bind(next2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3810 and3(t3, MinObjAlignmentInBytesMask, t3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3811 cmp(t3, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3812 br(Assembler::lessEqual, false, Assembler::pn, ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
3813 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3814 stop("assert(aligned)");
a61af66fc99e Initial load
duke
parents:
diff changeset
3815 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
3816
a61af66fc99e Initial load
duke
parents:
diff changeset
3817 bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
3818 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3819 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3820 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3821 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3822
a61af66fc99e Initial load
duke
parents:
diff changeset
3823
a61af66fc99e Initial load
duke
parents:
diff changeset
3824 void MacroAssembler::eden_allocate(
a61af66fc99e Initial load
duke
parents:
diff changeset
3825 Register obj, // result: pointer to object after successful allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
3826 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise
a61af66fc99e Initial load
duke
parents:
diff changeset
3827 int con_size_in_bytes, // object size in bytes if known at compile time
a61af66fc99e Initial load
duke
parents:
diff changeset
3828 Register t1, // temp register
a61af66fc99e Initial load
duke
parents:
diff changeset
3829 Register t2, // temp register
a61af66fc99e Initial load
duke
parents:
diff changeset
3830 Label& slow_case // continuation point if fast allocation fails
a61af66fc99e Initial load
duke
parents:
diff changeset
3831 ){
a61af66fc99e Initial load
duke
parents:
diff changeset
3832 // make sure arguments make sense
a61af66fc99e Initial load
duke
parents:
diff changeset
3833 assert_different_registers(obj, var_size_in_bytes, t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3834 assert(0 <= con_size_in_bytes && Assembler::is_simm13(con_size_in_bytes), "illegal object size");
a61af66fc99e Initial load
duke
parents:
diff changeset
3835 assert((con_size_in_bytes & MinObjAlignmentInBytesMask) == 0, "object size is not multiple of alignment");
a61af66fc99e Initial load
duke
parents:
diff changeset
3836
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3837 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3838 // No allocation in the shared eden.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3839 br(Assembler::always, false, Assembler::pt, slow_case);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3840 delayed()->nop();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3841 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3842 // get eden boundaries
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3843 // note: we need both top & top_addr!
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3844 const Register top_addr = t1;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3845 const Register end = t2;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3846
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3847 CollectedHeap* ch = Universe::heap();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3848 set((intx)ch->top_addr(), top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3849 intx delta = (intx)ch->end_addr() - (intx)ch->top_addr();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3850 ld_ptr(top_addr, delta, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3851 ld_ptr(top_addr, 0, obj);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3852
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3853 // try to allocate
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3854 Label retry;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3855 bind(retry);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3856 #ifdef ASSERT
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3857 // make sure eden top is properly aligned
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3858 {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3859 Label L;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3860 btst(MinObjAlignmentInBytesMask, obj);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3861 br(Assembler::zero, false, Assembler::pt, L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3862 delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3863 stop("eden top is not properly aligned");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3864 bind(L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3865 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3866 #endif // ASSERT
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3867 const Register free = end;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3868 sub(end, obj, free); // compute amount of free space
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3869 if (var_size_in_bytes->is_valid()) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3870 // size is unknown at compile time
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3871 cmp(free, var_size_in_bytes);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3872 br(Assembler::lessUnsigned, false, Assembler::pn, slow_case); // if there is not enough space go the slow case
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3873 delayed()->add(obj, var_size_in_bytes, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3874 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3875 // size is known at compile time
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3876 cmp(free, con_size_in_bytes);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3877 br(Assembler::lessUnsigned, false, Assembler::pn, slow_case); // if there is not enough space go the slow case
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3878 delayed()->add(obj, con_size_in_bytes, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3879 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3880 // Compare obj with the value at top_addr; if still equal, swap the value of
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3881 // end with the value at top_addr. If not equal, read the value at top_addr
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3882 // into end.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3883 casx_under_lock(top_addr, obj, end, (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3884 // if someone beat us on the allocation, try again, otherwise continue
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3885 cmp(obj, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3886 brx(Assembler::notEqual, false, Assembler::pn, retry);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3887 delayed()->mov(end, obj); // nop if successfull since obj == end
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3888
a61af66fc99e Initial load
duke
parents:
diff changeset
3889 #ifdef ASSERT
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3890 // make sure eden top is properly aligned
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3891 {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3892 Label L;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3893 const Register top_addr = t1;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3894
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3895 set((intx)ch->top_addr(), top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3896 ld_ptr(top_addr, 0, top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3897 btst(MinObjAlignmentInBytesMask, top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3898 br(Assembler::zero, false, Assembler::pt, L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3899 delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3900 stop("eden top is not properly aligned");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3901 bind(L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3902 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3903 #endif // ASSERT
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3904 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3905 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3906
a61af66fc99e Initial load
duke
parents:
diff changeset
3907
a61af66fc99e Initial load
duke
parents:
diff changeset
3908 void MacroAssembler::tlab_allocate(
a61af66fc99e Initial load
duke
parents:
diff changeset
3909 Register obj, // result: pointer to object after successful allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
3910 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise
a61af66fc99e Initial load
duke
parents:
diff changeset
3911 int con_size_in_bytes, // object size in bytes if known at compile time
a61af66fc99e Initial load
duke
parents:
diff changeset
3912 Register t1, // temp register
a61af66fc99e Initial load
duke
parents:
diff changeset
3913 Label& slow_case // continuation point if fast allocation fails
a61af66fc99e Initial load
duke
parents:
diff changeset
3914 ){
a61af66fc99e Initial load
duke
parents:
diff changeset
3915 // make sure arguments make sense
a61af66fc99e Initial load
duke
parents:
diff changeset
3916 assert_different_registers(obj, var_size_in_bytes, t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3917 assert(0 <= con_size_in_bytes && is_simm13(con_size_in_bytes), "illegal object size");
a61af66fc99e Initial load
duke
parents:
diff changeset
3918 assert((con_size_in_bytes & MinObjAlignmentInBytesMask) == 0, "object size is not multiple of alignment");
a61af66fc99e Initial load
duke
parents:
diff changeset
3919
a61af66fc99e Initial load
duke
parents:
diff changeset
3920 const Register free = t1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3921
a61af66fc99e Initial load
duke
parents:
diff changeset
3922 verify_tlab();
a61af66fc99e Initial load
duke
parents:
diff changeset
3923
a61af66fc99e Initial load
duke
parents:
diff changeset
3924 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), obj);
a61af66fc99e Initial load
duke
parents:
diff changeset
3925
a61af66fc99e Initial load
duke
parents:
diff changeset
3926 // calculate amount of free space
a61af66fc99e Initial load
duke
parents:
diff changeset
3927 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_end_offset()), free);
a61af66fc99e Initial load
duke
parents:
diff changeset
3928 sub(free, obj, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
3929
a61af66fc99e Initial load
duke
parents:
diff changeset
3930 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
3931 if (var_size_in_bytes == noreg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3932 cmp(free, con_size_in_bytes);
a61af66fc99e Initial load
duke
parents:
diff changeset
3933 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3934 cmp(free, var_size_in_bytes);
a61af66fc99e Initial load
duke
parents:
diff changeset
3935 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3936 br(Assembler::less, false, Assembler::pn, slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
3937 // calculate the new top pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
3938 if (var_size_in_bytes == noreg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3939 delayed()->add(obj, con_size_in_bytes, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
3940 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3941 delayed()->add(obj, var_size_in_bytes, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
3942 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3943
a61af66fc99e Initial load
duke
parents:
diff changeset
3944 bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3945
a61af66fc99e Initial load
duke
parents:
diff changeset
3946 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3947 // make sure new free pointer is properly aligned
a61af66fc99e Initial load
duke
parents:
diff changeset
3948 {
a61af66fc99e Initial load
duke
parents:
diff changeset
3949 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
3950 btst(MinObjAlignmentInBytesMask, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
3951 br(Assembler::zero, false, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
3952 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3953 stop("updated TLAB free is not properly aligned");
a61af66fc99e Initial load
duke
parents:
diff changeset
3954 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
3955 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3956 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3957
a61af66fc99e Initial load
duke
parents:
diff changeset
3958 // update the tlab top pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
3959 st_ptr(free, G2_thread, in_bytes(JavaThread::tlab_top_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3960 verify_tlab();
a61af66fc99e Initial load
duke
parents:
diff changeset
3961 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3962
a61af66fc99e Initial load
duke
parents:
diff changeset
3963
a61af66fc99e Initial load
duke
parents:
diff changeset
3964 void MacroAssembler::tlab_refill(Label& retry, Label& try_eden, Label& slow_case) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3965 Register top = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3966 Register t1 = G1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3967 Register t2 = G3;
a61af66fc99e Initial load
duke
parents:
diff changeset
3968 Register t3 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3969 assert_different_registers(top, t1, t2, t3, G4, G5 /* preserve G4 and G5 */);
a61af66fc99e Initial load
duke
parents:
diff changeset
3970 Label do_refill, discard_tlab;
a61af66fc99e Initial load
duke
parents:
diff changeset
3971
a61af66fc99e Initial load
duke
parents:
diff changeset
3972 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3973 // No allocation in the shared eden.
a61af66fc99e Initial load
duke
parents:
diff changeset
3974 br(Assembler::always, false, Assembler::pt, slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
3975 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3976 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3977
a61af66fc99e Initial load
duke
parents:
diff changeset
3978 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), top);
a61af66fc99e Initial load
duke
parents:
diff changeset
3979 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_end_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3980 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_refill_waste_limit_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3981
a61af66fc99e Initial load
duke
parents:
diff changeset
3982 // calculate amount of free space
a61af66fc99e Initial load
duke
parents:
diff changeset
3983 sub(t1, top, t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3984 srl_ptr(t1, LogHeapWordSize, t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3985
a61af66fc99e Initial load
duke
parents:
diff changeset
3986 // Retain tlab and allocate object in shared space if
a61af66fc99e Initial load
duke
parents:
diff changeset
3987 // the amount free in the tlab is too large to discard.
a61af66fc99e Initial load
duke
parents:
diff changeset
3988 cmp(t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3989 brx(Assembler::lessEqual, false, Assembler::pt, discard_tlab);
a61af66fc99e Initial load
duke
parents:
diff changeset
3990
a61af66fc99e Initial load
duke
parents:
diff changeset
3991 // increment waste limit to prevent getting stuck on this slow path
a61af66fc99e Initial load
duke
parents:
diff changeset
3992 delayed()->add(t2, ThreadLocalAllocBuffer::refill_waste_limit_increment(), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3993 st_ptr(t2, G2_thread, in_bytes(JavaThread::tlab_refill_waste_limit_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3994 if (TLABStats) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3995 // increment number of slow_allocations
a61af66fc99e Initial load
duke
parents:
diff changeset
3996 ld(G2_thread, in_bytes(JavaThread::tlab_slow_allocations_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3997 add(t2, 1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3998 stw(t2, G2_thread, in_bytes(JavaThread::tlab_slow_allocations_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3999 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4000 br(Assembler::always, false, Assembler::pt, try_eden);
a61af66fc99e Initial load
duke
parents:
diff changeset
4001 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4002
a61af66fc99e Initial load
duke
parents:
diff changeset
4003 bind(discard_tlab);
a61af66fc99e Initial load
duke
parents:
diff changeset
4004 if (TLABStats) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4005 // increment number of refills
a61af66fc99e Initial load
duke
parents:
diff changeset
4006 ld(G2_thread, in_bytes(JavaThread::tlab_number_of_refills_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4007 add(t2, 1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4008 stw(t2, G2_thread, in_bytes(JavaThread::tlab_number_of_refills_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4009 // accumulate wastage
a61af66fc99e Initial load
duke
parents:
diff changeset
4010 ld(G2_thread, in_bytes(JavaThread::tlab_fast_refill_waste_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4011 add(t2, t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4012 stw(t2, G2_thread, in_bytes(JavaThread::tlab_fast_refill_waste_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4013 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4014
a61af66fc99e Initial load
duke
parents:
diff changeset
4015 // if tlab is currently allocated (top or end != null) then
a61af66fc99e Initial load
duke
parents:
diff changeset
4016 // fill [top, end + alignment_reserve) with array object
a61af66fc99e Initial load
duke
parents:
diff changeset
4017 br_null(top, false, Assembler::pn, do_refill);
a61af66fc99e Initial load
duke
parents:
diff changeset
4018 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4019
a61af66fc99e Initial load
duke
parents:
diff changeset
4020 set((intptr_t)markOopDesc::prototype()->copy_set_hash(0x2), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4021 st_ptr(t2, top, oopDesc::mark_offset_in_bytes()); // set up the mark word
a61af66fc99e Initial load
duke
parents:
diff changeset
4022 // set klass to intArrayKlass
a61af66fc99e Initial load
duke
parents:
diff changeset
4023 sub(t1, typeArrayOopDesc::header_size(T_INT), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4024 add(t1, ThreadLocalAllocBuffer::alignment_reserve(), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4025 sll_ptr(t1, log2_intptr(HeapWordSize/sizeof(jint)), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4026 st(t1, top, arrayOopDesc::length_offset_in_bytes());
167
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4027 set((intptr_t)Universe::intArrayKlassObj_addr(), t2);
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4028 ld_ptr(t2, 0, t2);
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4029 // store klass last. concurrent gcs assumes klass length is valid if
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4030 // klass field is not null.
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4031 store_klass(t2, top);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4032 verify_oop(top);
a61af66fc99e Initial load
duke
parents:
diff changeset
4033
a61af66fc99e Initial load
duke
parents:
diff changeset
4034 // refill the tlab with an eden allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
4035 bind(do_refill);
a61af66fc99e Initial load
duke
parents:
diff changeset
4036 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_size_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4037 sll_ptr(t1, LogHeapWordSize, t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4038 // add object_size ??
a61af66fc99e Initial load
duke
parents:
diff changeset
4039 eden_allocate(top, t1, 0, t2, t3, slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
4040
a61af66fc99e Initial load
duke
parents:
diff changeset
4041 st_ptr(top, G2_thread, in_bytes(JavaThread::tlab_start_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4042 st_ptr(top, G2_thread, in_bytes(JavaThread::tlab_top_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4043 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
4044 // check that tlab_size (t1) is still valid
a61af66fc99e Initial load
duke
parents:
diff changeset
4045 {
a61af66fc99e Initial load
duke
parents:
diff changeset
4046 Label ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
4047 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_size_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4048 sll_ptr(t2, LogHeapWordSize, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4049 cmp(t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4050 br(Assembler::equal, false, Assembler::pt, ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
4051 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4052 stop("assert(t1 == tlab_size)");
a61af66fc99e Initial load
duke
parents:
diff changeset
4053 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
4054
a61af66fc99e Initial load
duke
parents:
diff changeset
4055 bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
4056 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4057 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
4058 add(top, t1, top); // t1 is tlab_size
a61af66fc99e Initial load
duke
parents:
diff changeset
4059 sub(top, ThreadLocalAllocBuffer::alignment_reserve_in_bytes(), top);
a61af66fc99e Initial load
duke
parents:
diff changeset
4060 st_ptr(top, G2_thread, in_bytes(JavaThread::tlab_end_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4061 verify_tlab();
a61af66fc99e Initial load
duke
parents:
diff changeset
4062 br(Assembler::always, false, Assembler::pt, retry);
a61af66fc99e Initial load
duke
parents:
diff changeset
4063 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4064 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4065
a61af66fc99e Initial load
duke
parents:
diff changeset
4066 Assembler::Condition MacroAssembler::negate_condition(Assembler::Condition cond) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4067 switch (cond) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4068 // Note some conditions are synonyms for others
a61af66fc99e Initial load
duke
parents:
diff changeset
4069 case Assembler::never: return Assembler::always;
a61af66fc99e Initial load
duke
parents:
diff changeset
4070 case Assembler::zero: return Assembler::notZero;
a61af66fc99e Initial load
duke
parents:
diff changeset
4071 case Assembler::lessEqual: return Assembler::greater;
a61af66fc99e Initial load
duke
parents:
diff changeset
4072 case Assembler::less: return Assembler::greaterEqual;
a61af66fc99e Initial load
duke
parents:
diff changeset
4073 case Assembler::lessEqualUnsigned: return Assembler::greaterUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4074 case Assembler::lessUnsigned: return Assembler::greaterEqualUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4075 case Assembler::negative: return Assembler::positive;
a61af66fc99e Initial load
duke
parents:
diff changeset
4076 case Assembler::overflowSet: return Assembler::overflowClear;
a61af66fc99e Initial load
duke
parents:
diff changeset
4077 case Assembler::always: return Assembler::never;
a61af66fc99e Initial load
duke
parents:
diff changeset
4078 case Assembler::notZero: return Assembler::zero;
a61af66fc99e Initial load
duke
parents:
diff changeset
4079 case Assembler::greater: return Assembler::lessEqual;
a61af66fc99e Initial load
duke
parents:
diff changeset
4080 case Assembler::greaterEqual: return Assembler::less;
a61af66fc99e Initial load
duke
parents:
diff changeset
4081 case Assembler::greaterUnsigned: return Assembler::lessEqualUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4082 case Assembler::greaterEqualUnsigned: return Assembler::lessUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4083 case Assembler::positive: return Assembler::negative;
a61af66fc99e Initial load
duke
parents:
diff changeset
4084 case Assembler::overflowClear: return Assembler::overflowSet;
a61af66fc99e Initial load
duke
parents:
diff changeset
4085 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4086
a61af66fc99e Initial load
duke
parents:
diff changeset
4087 ShouldNotReachHere(); return Assembler::overflowClear;
a61af66fc99e Initial load
duke
parents:
diff changeset
4088 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4089
a61af66fc99e Initial load
duke
parents:
diff changeset
4090 void MacroAssembler::cond_inc(Assembler::Condition cond, address counter_ptr,
a61af66fc99e Initial load
duke
parents:
diff changeset
4091 Register Rtmp1, Register Rtmp2 /*, Register Rtmp3, Register Rtmp4 */) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4092 Condition negated_cond = negate_condition(cond);
a61af66fc99e Initial load
duke
parents:
diff changeset
4093 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
4094 brx(negated_cond, false, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
4095 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4096 inc_counter(counter_ptr, Rtmp1, Rtmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4097 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
4098 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4099
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4100 void MacroAssembler::inc_counter(address counter_addr, Register Rtmp1, Register Rtmp2) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4101 AddressLiteral addrlit(counter_addr);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4102 sethi(addrlit, Rtmp1); // Move hi22 bits into temporary register.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4103 Address addr(Rtmp1, addrlit.low10()); // Build an address with low10 bits.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4104 ld(addr, Rtmp2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4105 inc(Rtmp2);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4106 st(Rtmp2, addr);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4107 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4108
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4109 void MacroAssembler::inc_counter(int* counter_addr, Register Rtmp1, Register Rtmp2) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4110 inc_counter((address) counter_addr, Rtmp1, Rtmp2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4111 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4112
a61af66fc99e Initial load
duke
parents:
diff changeset
4113 SkipIfEqual::SkipIfEqual(
a61af66fc99e Initial load
duke
parents:
diff changeset
4114 MacroAssembler* masm, Register temp, const bool* flag_addr,
a61af66fc99e Initial load
duke
parents:
diff changeset
4115 Assembler::Condition condition) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4116 _masm = masm;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4117 AddressLiteral flag(flag_addr);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4118 _masm->sethi(flag, temp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4119 _masm->ldub(temp, flag.low10(), temp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4120 _masm->tst(temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
4121 _masm->br(condition, false, Assembler::pt, _label);
a61af66fc99e Initial load
duke
parents:
diff changeset
4122 _masm->delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4123 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4124
a61af66fc99e Initial load
duke
parents:
diff changeset
4125 SkipIfEqual::~SkipIfEqual() {
a61af66fc99e Initial load
duke
parents:
diff changeset
4126 _masm->bind(_label);
a61af66fc99e Initial load
duke
parents:
diff changeset
4127 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4128
a61af66fc99e Initial load
duke
parents:
diff changeset
4129
a61af66fc99e Initial load
duke
parents:
diff changeset
4130 // Writes to stack successive pages until offset reached to check for
a61af66fc99e Initial load
duke
parents:
diff changeset
4131 // stack overflow + shadow pages. This clobbers tsp and scratch.
a61af66fc99e Initial load
duke
parents:
diff changeset
4132 void MacroAssembler::bang_stack_size(Register Rsize, Register Rtsp,
a61af66fc99e Initial load
duke
parents:
diff changeset
4133 Register Rscratch) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4134 // Use stack pointer in temp stack pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
4135 mov(SP, Rtsp);
a61af66fc99e Initial load
duke
parents:
diff changeset
4136
a61af66fc99e Initial load
duke
parents:
diff changeset
4137 // Bang stack for total size given plus stack shadow page size.
a61af66fc99e Initial load
duke
parents:
diff changeset
4138 // Bang one page at a time because a large size can overflow yellow and
a61af66fc99e Initial load
duke
parents:
diff changeset
4139 // red zones (the bang will fail but stack overflow handling can't tell that
a61af66fc99e Initial load
duke
parents:
diff changeset
4140 // it was a stack overflow bang vs a regular segv).
a61af66fc99e Initial load
duke
parents:
diff changeset
4141 int offset = os::vm_page_size();
a61af66fc99e Initial load
duke
parents:
diff changeset
4142 Register Roffset = Rscratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
4143
a61af66fc99e Initial load
duke
parents:
diff changeset
4144 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
4145 bind(loop);
a61af66fc99e Initial load
duke
parents:
diff changeset
4146 set((-offset)+STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4147 st(G0, Rtsp, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4148 set(offset, Roffset);
a61af66fc99e Initial load
duke
parents:
diff changeset
4149 sub(Rsize, Roffset, Rsize);
a61af66fc99e Initial load
duke
parents:
diff changeset
4150 cmp(Rsize, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
4151 br(Assembler::greater, false, Assembler::pn, loop);
a61af66fc99e Initial load
duke
parents:
diff changeset
4152 delayed()->sub(Rtsp, Roffset, Rtsp);
a61af66fc99e Initial load
duke
parents:
diff changeset
4153
a61af66fc99e Initial load
duke
parents:
diff changeset
4154 // Bang down shadow pages too.
a61af66fc99e Initial load
duke
parents:
diff changeset
4155 // The -1 because we already subtracted 1 page.
a61af66fc99e Initial load
duke
parents:
diff changeset
4156 for (int i = 0; i< StackShadowPages-1; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4157 set((-i*offset)+STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4158 st(G0, Rtsp, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4159 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4160 }
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4161
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4162 ///////////////////////////////////////////////////////////////////////////////////
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4163 #ifndef SERIALGC
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4164
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4165 static uint num_stores = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4166 static uint num_null_pre_stores = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4167
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4168 static void count_null_pre_vals(void* pre_val) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4169 num_stores++;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4170 if (pre_val == NULL) num_null_pre_stores++;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4171 if ((num_stores % 1000000) == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4172 tty->print_cr(UINT32_FORMAT " stores, " UINT32_FORMAT " (%5.2f%%) with null pre-vals.",
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4173 num_stores, num_null_pre_stores,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4174 100.0*(float)num_null_pre_stores/(float)num_stores);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4175 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4176 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4177
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4178 static address satb_log_enqueue_with_frame = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4179 static u_char* satb_log_enqueue_with_frame_end = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4180
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4181 static address satb_log_enqueue_frameless = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4182 static u_char* satb_log_enqueue_frameless_end = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4183
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4184 static int EnqueueCodeSize = 128 DEBUG_ONLY( + 256); // Instructions?
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4185
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4186 // The calls to this don't work. We'd need to do a fair amount of work to
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4187 // make it work.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4188 static void check_index(int ind) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4189 assert(0 <= ind && ind <= 64*K && ((ind % oopSize) == 0),
1489
cff162798819 6888953: some calls to function-like macros are missing semicolons
jcoomes
parents: 1006
diff changeset
4190 "Invariants.");
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4191 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4192
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4193 static void generate_satb_log_enqueue(bool with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4194 BufferBlob* bb = BufferBlob::create("enqueue_with_frame", EnqueueCodeSize);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4195 CodeBuffer buf(bb->instructions_begin(), bb->instructions_size());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4196 MacroAssembler masm(&buf);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4197 address start = masm.pc();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4198 Register pre_val;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4199
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4200 Label refill, restart;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4201 if (with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4202 masm.save_frame(0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4203 pre_val = I0; // Was O0 before the save.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4204 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4205 pre_val = O0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4206 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4207 int satb_q_index_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4208 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4209 PtrQueue::byte_offset_of_index());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4210 int satb_q_buf_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4211 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4212 PtrQueue::byte_offset_of_buf());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4213 assert(in_bytes(PtrQueue::byte_width_of_index()) == sizeof(intptr_t) &&
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4214 in_bytes(PtrQueue::byte_width_of_buf()) == sizeof(intptr_t),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4215 "check sizes in assembly below");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4216
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4217 masm.bind(restart);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4218 masm.ld_ptr(G2_thread, satb_q_index_byte_offset, L0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4219
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4220 masm.br_on_reg_cond(Assembler::rc_z, /*annul*/false, Assembler::pn, L0, refill);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4221 // If the branch is taken, no harm in executing this in the delay slot.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4222 masm.delayed()->ld_ptr(G2_thread, satb_q_buf_byte_offset, L1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4223 masm.sub(L0, oopSize, L0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4224
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4225 masm.st_ptr(pre_val, L1, L0); // [_buf + index] := I0
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4226 if (!with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4227 // Use return-from-leaf
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4228 masm.retl();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4229 masm.delayed()->st_ptr(L0, G2_thread, satb_q_index_byte_offset);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4230 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4231 // Not delayed.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4232 masm.st_ptr(L0, G2_thread, satb_q_index_byte_offset);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4233 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4234 if (with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4235 masm.ret();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4236 masm.delayed()->restore();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4237 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4238 masm.bind(refill);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4239
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4240 address handle_zero =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4241 CAST_FROM_FN_PTR(address,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4242 &SATBMarkQueueSet::handle_zero_index_for_thread);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4243 // This should be rare enough that we can afford to save all the
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4244 // scratch registers that the calling context might be using.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4245 masm.mov(G1_scratch, L0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4246 masm.mov(G3_scratch, L1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4247 masm.mov(G4, L2);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4248 // We need the value of O0 above (for the write into the buffer), so we
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4249 // save and restore it.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4250 masm.mov(O0, L3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4251 // Since the call will overwrite O7, we save and restore that, as well.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4252 masm.mov(O7, L4);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4253 masm.call_VM_leaf(L5, handle_zero, G2_thread);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4254 masm.mov(L0, G1_scratch);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4255 masm.mov(L1, G3_scratch);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4256 masm.mov(L2, G4);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4257 masm.mov(L3, O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4258 masm.br(Assembler::always, /*annul*/false, Assembler::pt, restart);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4259 masm.delayed()->mov(L4, O7);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4260
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4261 if (with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4262 satb_log_enqueue_with_frame = start;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4263 satb_log_enqueue_with_frame_end = masm.pc();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4264 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4265 satb_log_enqueue_frameless = start;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4266 satb_log_enqueue_frameless_end = masm.pc();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4267 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4268 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4269
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4270 static inline void generate_satb_log_enqueue_if_necessary(bool with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4271 if (with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4272 if (satb_log_enqueue_with_frame == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4273 generate_satb_log_enqueue(with_frame);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4274 assert(satb_log_enqueue_with_frame != 0, "postcondition.");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4275 if (G1SATBPrintStubs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4276 tty->print_cr("Generated with-frame satb enqueue:");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4277 Disassembler::decode((u_char*)satb_log_enqueue_with_frame,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4278 satb_log_enqueue_with_frame_end,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4279 tty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4280 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4281 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4282 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4283 if (satb_log_enqueue_frameless == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4284 generate_satb_log_enqueue(with_frame);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4285 assert(satb_log_enqueue_frameless != 0, "postcondition.");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4286 if (G1SATBPrintStubs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4287 tty->print_cr("Generated frameless satb enqueue:");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4288 Disassembler::decode((u_char*)satb_log_enqueue_frameless,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4289 satb_log_enqueue_frameless_end,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4290 tty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4291 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4292 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4293 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4294 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4295
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4296 void MacroAssembler::g1_write_barrier_pre(Register obj, Register index, int offset, Register tmp, bool preserve_o_regs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4297 assert(offset == 0 || index == noreg, "choose one");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4298
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4299 if (G1DisablePreBarrier) return;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4300 // satb_log_barrier(tmp, obj, offset, preserve_o_regs);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4301 Label filtered;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4302 // satb_log_barrier_work0(tmp, filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4303 if (in_bytes(PtrQueue::byte_width_of_active()) == 4) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4304 ld(G2,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4305 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4306 PtrQueue::byte_offset_of_active()),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4307 tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4308 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4309 guarantee(in_bytes(PtrQueue::byte_width_of_active()) == 1,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4310 "Assumption");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4311 ldsb(G2,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4312 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4313 PtrQueue::byte_offset_of_active()),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4314 tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4315 }
845
df6caf649ff7 6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents: 794
diff changeset
4316
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4317 // Check on whether to annul.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4318 br_on_reg_cond(rc_z, /*annul*/false, Assembler::pt, tmp, filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4319 delayed() -> nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4320
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4321 // satb_log_barrier_work1(tmp, offset);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4322 if (index == noreg) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4323 if (Assembler::is_simm13(offset)) {
845
df6caf649ff7 6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents: 794
diff changeset
4324 load_heap_oop(obj, offset, tmp);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4325 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4326 set(offset, tmp);
845
df6caf649ff7 6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents: 794
diff changeset
4327 load_heap_oop(obj, tmp, tmp);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4328 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4329 } else {
845
df6caf649ff7 6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents: 794
diff changeset
4330 load_heap_oop(obj, index, tmp);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4331 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4332
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4333 // satb_log_barrier_work2(obj, tmp, offset);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4334
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4335 // satb_log_barrier_work3(tmp, filtered, preserve_o_regs);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4336
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4337 const Register pre_val = tmp;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4338
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4339 if (G1SATBBarrierPrintNullPreVals) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4340 save_frame(0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4341 mov(pre_val, O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4342 // Save G-regs that target may use.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4343 mov(G1, L1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4344 mov(G2, L2);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4345 mov(G3, L3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4346 mov(G4, L4);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4347 mov(G5, L5);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4348 call(CAST_FROM_FN_PTR(address, &count_null_pre_vals));
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4349 delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4350 // Restore G-regs that target may have used.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4351 mov(L1, G1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4352 mov(L2, G2);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4353 mov(L3, G3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4354 mov(L4, G4);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4355 mov(L5, G5);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4356 restore(G0, G0, G0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4357 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4358
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4359 // Check on whether to annul.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4360 br_on_reg_cond(rc_z, /*annul*/false, Assembler::pt, pre_val, filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4361 delayed() -> nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4362
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4363 // OK, it's not filtered, so we'll need to call enqueue. In the normal
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4364 // case, pre_val will be a scratch G-reg, but there's some cases in which
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4365 // it's an O-reg. In the first case, do a normal call. In the latter,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4366 // do a save here and call the frameless version.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4367
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4368 guarantee(pre_val->is_global() || pre_val->is_out(),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4369 "Or we need to think harder.");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4370 if (pre_val->is_global() && !preserve_o_regs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4371 generate_satb_log_enqueue_if_necessary(true); // with frame.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4372 call(satb_log_enqueue_with_frame);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4373 delayed()->mov(pre_val, O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4374 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4375 generate_satb_log_enqueue_if_necessary(false); // with frameless.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4376 save_frame(0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4377 call(satb_log_enqueue_frameless);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4378 delayed()->mov(pre_val->after_save(), O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4379 restore();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4380 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4381
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4382 bind(filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4383 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4384
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4385 static jint num_ct_writes = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4386 static jint num_ct_writes_filtered_in_hr = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4387 static jint num_ct_writes_filtered_null = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4388 static G1CollectedHeap* g1 = NULL;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4389
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4390 static Thread* count_ct_writes(void* filter_val, void* new_val) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4391 Atomic::inc(&num_ct_writes);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4392 if (filter_val == NULL) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4393 Atomic::inc(&num_ct_writes_filtered_in_hr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4394 } else if (new_val == NULL) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4395 Atomic::inc(&num_ct_writes_filtered_null);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4396 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4397 if (g1 == NULL) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4398 g1 = G1CollectedHeap::heap();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4399 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4400 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4401 if ((num_ct_writes % 1000000) == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4402 jint num_ct_writes_filtered =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4403 num_ct_writes_filtered_in_hr +
677
96b229c54d1e 6543938: G1: remove the concept of popularity
apetrusenko
parents: 644
diff changeset
4404 num_ct_writes_filtered_null;
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4405
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4406 tty->print_cr("%d potential CT writes: %5.2f%% filtered\n"
677
96b229c54d1e 6543938: G1: remove the concept of popularity
apetrusenko
parents: 644
diff changeset
4407 " (%5.2f%% intra-HR, %5.2f%% null).",
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4408 num_ct_writes,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4409 100.0*(float)num_ct_writes_filtered/(float)num_ct_writes,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4410 100.0*(float)num_ct_writes_filtered_in_hr/
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4411 (float)num_ct_writes,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4412 100.0*(float)num_ct_writes_filtered_null/
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4413 (float)num_ct_writes);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4414 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4415 return Thread::current();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4416 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4417
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4418 static address dirty_card_log_enqueue = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4419 static u_char* dirty_card_log_enqueue_end = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4420
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4421 // This gets to assume that o0 contains the object address.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4422 static void generate_dirty_card_log_enqueue(jbyte* byte_map_base) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4423 BufferBlob* bb = BufferBlob::create("dirty_card_enqueue", EnqueueCodeSize*2);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4424 CodeBuffer buf(bb->instructions_begin(), bb->instructions_size());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4425 MacroAssembler masm(&buf);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4426 address start = masm.pc();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4427
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4428 Label not_already_dirty, restart, refill;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4429
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4430 #ifdef _LP64
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4431 masm.srlx(O0, CardTableModRefBS::card_shift, O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4432 #else
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4433 masm.srl(O0, CardTableModRefBS::card_shift, O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4434 #endif
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4435 AddressLiteral addrlit(byte_map_base);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4436 masm.set(addrlit, O1); // O1 := <card table base>
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4437 masm.ldub(O0, O1, O2); // O2 := [O0 + O1]
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4438
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4439 masm.br_on_reg_cond(Assembler::rc_nz, /*annul*/false, Assembler::pt,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4440 O2, not_already_dirty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4441 // Get O1 + O2 into a reg by itself -- useful in the take-the-branch
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4442 // case, harmless if not.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4443 masm.delayed()->add(O0, O1, O3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4444
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4445 // We didn't take the branch, so we're already dirty: return.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4446 // Use return-from-leaf
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4447 masm.retl();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4448 masm.delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4449
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4450 // Not dirty.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4451 masm.bind(not_already_dirty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4452 // First, dirty it.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4453 masm.stb(G0, O3, G0); // [cardPtr] := 0 (i.e., dirty).
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4454 int dirty_card_q_index_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4455 in_bytes(JavaThread::dirty_card_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4456 PtrQueue::byte_offset_of_index());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4457 int dirty_card_q_buf_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4458 in_bytes(JavaThread::dirty_card_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4459 PtrQueue::byte_offset_of_buf());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4460 masm.bind(restart);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4461 masm.ld_ptr(G2_thread, dirty_card_q_index_byte_offset, L0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4462
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4463 masm.br_on_reg_cond(Assembler::rc_z, /*annul*/false, Assembler::pn,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4464 L0, refill);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4465 // If the branch is taken, no harm in executing this in the delay slot.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4466 masm.delayed()->ld_ptr(G2_thread, dirty_card_q_buf_byte_offset, L1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4467 masm.sub(L0, oopSize, L0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4468
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4469 masm.st_ptr(O3, L1, L0); // [_buf + index] := I0
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4470 // Use return-from-leaf
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4471 masm.retl();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4472 masm.delayed()->st_ptr(L0, G2_thread, dirty_card_q_index_byte_offset);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4473
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4474 masm.bind(refill);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4475 address handle_zero =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4476 CAST_FROM_FN_PTR(address,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4477 &DirtyCardQueueSet::handle_zero_index_for_thread);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4478 // This should be rare enough that we can afford to save all the
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4479 // scratch registers that the calling context might be using.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4480 masm.mov(G1_scratch, L3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4481 masm.mov(G3_scratch, L5);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4482 // We need the value of O3 above (for the write into the buffer), so we
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4483 // save and restore it.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4484 masm.mov(O3, L6);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4485 // Since the call will overwrite O7, we save and restore that, as well.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4486 masm.mov(O7, L4);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4487
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4488 masm.call_VM_leaf(L7_thread_cache, handle_zero, G2_thread);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4489 masm.mov(L3, G1_scratch);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4490 masm.mov(L5, G3_scratch);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4491 masm.mov(L6, O3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4492 masm.br(Assembler::always, /*annul*/false, Assembler::pt, restart);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4493 masm.delayed()->mov(L4, O7);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4494
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4495 dirty_card_log_enqueue = start;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4496 dirty_card_log_enqueue_end = masm.pc();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4497 // XXX Should have a guarantee here about not going off the end!
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4498 // Does it already do so? Do an experiment...
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4499 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4500
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4501 static inline void
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4502 generate_dirty_card_log_enqueue_if_necessary(jbyte* byte_map_base) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4503 if (dirty_card_log_enqueue == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4504 generate_dirty_card_log_enqueue(byte_map_base);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4505 assert(dirty_card_log_enqueue != 0, "postcondition.");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4506 if (G1SATBPrintStubs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4507 tty->print_cr("Generated dirty_card enqueue:");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4508 Disassembler::decode((u_char*)dirty_card_log_enqueue,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4509 dirty_card_log_enqueue_end,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4510 tty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4511 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4512 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4513 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4514
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4515
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4516 void MacroAssembler::g1_write_barrier_post(Register store_addr, Register new_val, Register tmp) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4517
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4518 Label filtered;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4519 MacroAssembler* post_filter_masm = this;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4520
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4521 if (new_val == G0) return;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4522 if (G1DisablePostBarrier) return;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4523
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4524 G1SATBCardTableModRefBS* bs = (G1SATBCardTableModRefBS*) Universe::heap()->barrier_set();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4525 assert(bs->kind() == BarrierSet::G1SATBCT ||
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4526 bs->kind() == BarrierSet::G1SATBCTLogging, "wrong barrier");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4527 if (G1RSBarrierRegionFilter) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4528 xor3(store_addr, new_val, tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4529 #ifdef _LP64
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4530 srlx(tmp, HeapRegion::LogOfHRGrainBytes, tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4531 #else
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4532 srl(tmp, HeapRegion::LogOfHRGrainBytes, tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4533 #endif
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4534 if (G1PrintCTFilterStats) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4535 guarantee(tmp->is_global(), "Or stats won't work...");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4536 // This is a sleazy hack: I'm temporarily hijacking G2, which I
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4537 // promise to restore.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4538 mov(new_val, G2);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4539 save_frame(0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4540 mov(tmp, O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4541 mov(G2, O1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4542 // Save G-regs that target may use.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4543 mov(G1, L1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4544 mov(G2, L2);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4545 mov(G3, L3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4546 mov(G4, L4);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4547 mov(G5, L5);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4548 call(CAST_FROM_FN_PTR(address, &count_ct_writes));
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4549 delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4550 mov(O0, G2);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4551 // Restore G-regs that target may have used.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4552 mov(L1, G1);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4553 mov(L3, G3);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4554 mov(L4, G4);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4555 mov(L5, G5);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4556 restore(G0, G0, G0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4557 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4558 // XXX Should I predict this taken or not? Does it mattern?
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4559 br_on_reg_cond(rc_z, /*annul*/false, Assembler::pt, tmp, filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4560 delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4561 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4562
794
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4563 // If the "store_addr" register is an "in" or "local" register, move it to
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4564 // a scratch reg so we can pass it as an argument.
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4565 bool use_scr = !(store_addr->is_global() || store_addr->is_out());
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4566 // Pick a scratch register different from "tmp".
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4567 Register scr = (tmp == G1_scratch ? G3_scratch : G1_scratch);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4568 // Make sure we use up the delay slot!
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4569 if (use_scr) {
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4570 post_filter_masm->mov(store_addr, scr);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4571 } else {
794
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4572 post_filter_masm->nop();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4573 }
794
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4574 generate_dirty_card_log_enqueue_if_necessary(bs->byte_map_base);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4575 save_frame(0);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4576 call(dirty_card_log_enqueue);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4577 if (use_scr) {
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4578 delayed()->mov(scr, O0);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4579 } else {
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4580 delayed()->mov(store_addr->after_save(), O0);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4581 }
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4582 restore();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4583
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4584 bind(filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4585
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4586 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4587
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4588 #endif // SERIALGC
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4589 ///////////////////////////////////////////////////////////////////////////////////
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4590
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4591 void MacroAssembler::card_write_barrier_post(Register store_addr, Register new_val, Register tmp) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4592 // If we're writing constant NULL, we can skip the write barrier.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4593 if (new_val == G0) return;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4594 CardTableModRefBS* bs = (CardTableModRefBS*) Universe::heap()->barrier_set();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4595 assert(bs->kind() == BarrierSet::CardTableModRef ||
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4596 bs->kind() == BarrierSet::CardTableExtension, "wrong barrier");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4597 card_table_write(bs->byte_map_base, tmp, store_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4598 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4599
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4600 void MacroAssembler::load_klass(Register src_oop, Register klass) {
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4601 // The number of bytes in this code is used by
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4602 // MachCallDynamicJavaNode::ret_addr_offset()
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4603 // if this changes, change that.
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4604 if (UseCompressedOops) {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4605 lduw(src_oop, oopDesc::klass_offset_in_bytes(), klass);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4606 decode_heap_oop_not_null(klass);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4607 } else {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4608 ld_ptr(src_oop, oopDesc::klass_offset_in_bytes(), klass);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4609 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4610 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4611
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4612 void MacroAssembler::store_klass(Register klass, Register dst_oop) {
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4613 if (UseCompressedOops) {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4614 assert(dst_oop != klass, "not enough registers");
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4615 encode_heap_oop_not_null(klass);
167
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4616 st(klass, dst_oop, oopDesc::klass_offset_in_bytes());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4617 } else {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4618 st_ptr(klass, dst_oop, oopDesc::klass_offset_in_bytes());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4619 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4620 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4621
167
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4622 void MacroAssembler::store_klass_gap(Register s, Register d) {
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4623 if (UseCompressedOops) {
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4624 assert(s != d, "not enough registers");
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4625 st(s, d, oopDesc::klass_gap_offset_in_bytes());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4626 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4627 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4628
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4629 void MacroAssembler::load_heap_oop(const Address& s, Register d) {
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4630 if (UseCompressedOops) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4631 lduw(s, d);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4632 decode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4633 } else {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4634 ld_ptr(s, d);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4635 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4636 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4637
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4638 void MacroAssembler::load_heap_oop(Register s1, Register s2, Register d) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4639 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4640 lduw(s1, s2, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4641 decode_heap_oop(d, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4642 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4643 ld_ptr(s1, s2, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4644 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4645 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4646
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4647 void MacroAssembler::load_heap_oop(Register s1, int simm13a, Register d) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4648 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4649 lduw(s1, simm13a, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4650 decode_heap_oop(d, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4651 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4652 ld_ptr(s1, simm13a, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4653 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4654 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4655
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4656 void MacroAssembler::store_heap_oop(Register d, Register s1, Register s2) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4657 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4658 assert(s1 != d && s2 != d, "not enough registers");
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4659 encode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4660 st(d, s1, s2);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4661 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4662 st_ptr(d, s1, s2);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4663 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4664 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4665
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4666 void MacroAssembler::store_heap_oop(Register d, Register s1, int simm13a) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4667 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4668 assert(s1 != d, "not enough registers");
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4669 encode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4670 st(d, s1, simm13a);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4671 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4672 st_ptr(d, s1, simm13a);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4673 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4674 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4675
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4676 void MacroAssembler::store_heap_oop(Register d, const Address& a, int offset) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4677 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4678 assert(a.base() != d, "not enough registers");
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4679 encode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4680 st(d, a, offset);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4681 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4682 st_ptr(d, a, offset);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4683 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4684 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4685
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4686
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4687 void MacroAssembler::encode_heap_oop(Register src, Register dst) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4688 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4689 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4690 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4691 verify_oop(src);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4692 if (Universe::narrow_oop_base() == NULL) {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4693 srlx(src, LogMinObjAlignmentInBytes, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4694 return;
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4695 }
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4696 Label done;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4697 if (src == dst) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4698 // optimize for frequent case src == dst
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4699 bpr(rc_nz, true, Assembler::pt, src, done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4700 delayed() -> sub(src, G6_heapbase, dst); // annuled if not taken
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4701 bind(done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4702 srlx(src, LogMinObjAlignmentInBytes, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4703 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4704 bpr(rc_z, false, Assembler::pn, src, done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4705 delayed() -> mov(G0, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4706 // could be moved before branch, and annulate delay,
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4707 // but may add some unneeded work decoding null
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4708 sub(src, G6_heapbase, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4709 srlx(dst, LogMinObjAlignmentInBytes, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4710 bind(done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4711 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4712 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4713
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4714
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4715 void MacroAssembler::encode_heap_oop_not_null(Register r) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4716 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4717 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4718 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4719 verify_oop(r);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4720 if (Universe::narrow_oop_base() != NULL)
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4721 sub(r, G6_heapbase, r);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4722 srlx(r, LogMinObjAlignmentInBytes, r);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4723 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4724
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4725 void MacroAssembler::encode_heap_oop_not_null(Register src, Register dst) {
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4726 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4727 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4728 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4729 verify_oop(src);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4730 if (Universe::narrow_oop_base() == NULL) {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4731 srlx(src, LogMinObjAlignmentInBytes, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4732 } else {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4733 sub(src, G6_heapbase, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4734 srlx(dst, LogMinObjAlignmentInBytes, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4735 }
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4736 }
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4737
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4738 // Same algorithm as oops.inline.hpp decode_heap_oop.
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4739 void MacroAssembler::decode_heap_oop(Register src, Register dst) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4740 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4741 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4742 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4743 sllx(src, LogMinObjAlignmentInBytes, dst);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4744 if (Universe::narrow_oop_base() != NULL) {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4745 Label done;
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4746 bpr(rc_nz, true, Assembler::pt, dst, done);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4747 delayed() -> add(dst, G6_heapbase, dst); // annuled if not taken
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4748 bind(done);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4749 }
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4750 verify_oop(dst);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4751 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4752
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4753 void MacroAssembler::decode_heap_oop_not_null(Register r) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4754 // Do not add assert code to this unless you change vtableStubs_sparc.cpp
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4755 // pd_code_size_limit.
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4756 // Also do not verify_oop as this is called by verify_oop.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4757 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4758 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4759 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4760 sllx(r, LogMinObjAlignmentInBytes, r);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4761 if (Universe::narrow_oop_base() != NULL)
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4762 add(r, G6_heapbase, r);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4763 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4764
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4765 void MacroAssembler::decode_heap_oop_not_null(Register src, Register dst) {
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4766 // Do not add assert code to this unless you change vtableStubs_sparc.cpp
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4767 // pd_code_size_limit.
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4768 // Also do not verify_oop as this is called by verify_oop.
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4769 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4770 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4771 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4772 sllx(src, LogMinObjAlignmentInBytes, dst);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4773 if (Universe::narrow_oop_base() != NULL)
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4774 add(dst, G6_heapbase, dst);
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4775 }
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4776
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4777 void MacroAssembler::reinit_heapbase() {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4778 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4779 // call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4780 AddressLiteral base(Universe::narrow_oop_base_addr());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4781 load_ptr_contents(base, G6_heapbase);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4782 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4783 }
986
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4784
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4785 // Compare char[] arrays aligned to 4 bytes.
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4786 void MacroAssembler::char_arrays_equals(Register ary1, Register ary2,
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4787 Register limit, Register result,
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4788 Register chr1, Register chr2, Label& Ldone) {
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4789 Label Lvector, Lloop;
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4790 assert(chr1 == result, "should be the same");
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4791
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4792 // Note: limit contains number of bytes (2*char_elements) != 0.
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4793 andcc(limit, 0x2, chr1); // trailing character ?
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4794 br(Assembler::zero, false, Assembler::pt, Lvector);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4795 delayed()->nop();
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4796
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4797 // compare the trailing char
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4798 sub(limit, sizeof(jchar), limit);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4799 lduh(ary1, limit, chr1);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4800 lduh(ary2, limit, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4801 cmp(chr1, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4802 br(Assembler::notEqual, true, Assembler::pt, Ldone);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4803 delayed()->mov(G0, result); // not equal
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4804
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4805 // only one char ?
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4806 br_on_reg_cond(rc_z, true, Assembler::pn, limit, Ldone);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4807 delayed()->add(G0, 1, result); // zero-length arrays are equal
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4808
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4809 // word by word compare, dont't need alignment check
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4810 bind(Lvector);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4811 // Shift ary1 and ary2 to the end of the arrays, negate limit
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4812 add(ary1, limit, ary1);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4813 add(ary2, limit, ary2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4814 neg(limit, limit);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4815
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4816 lduw(ary1, limit, chr1);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4817 bind(Lloop);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4818 lduw(ary2, limit, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4819 cmp(chr1, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4820 br(Assembler::notEqual, true, Assembler::pt, Ldone);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4821 delayed()->mov(G0, result); // not equal
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4822 inccc(limit, 2*sizeof(jchar));
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4823 // annul LDUW if branch is not taken to prevent access past end of array
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4824 br(Assembler::notZero, true, Assembler::pt, Lloop);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4825 delayed()->lduw(ary1, limit, chr1); // hoisted
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4826
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4827 // Caller should set it:
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4828 // add(G0, 1, result); // equals
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4829 }
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4830