Mercurial > hg > graal-compiler
comparison src/cpu/x86/vm/c1_Defs_x86.hpp @ 0:a61af66fc99e jdk7-b24
Initial load
author | duke |
---|---|
date | Sat, 01 Dec 2007 00:00:00 +0000 |
parents | |
children | dc7f315e41f7 |
comparison
equal
deleted
inserted
replaced
-1:000000000000 | 0:a61af66fc99e |
---|---|
1 /* | |
2 * Copyright 2000-2005 Sun Microsystems, Inc. All Rights Reserved. | |
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. | |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
20 * CA 95054 USA or visit www.sun.com if you need additional information or | |
21 * have any questions. | |
22 * | |
23 */ | |
24 | |
25 // native word offsets from memory address (little endian) | |
26 enum { | |
27 pd_lo_word_offset_in_bytes = 0, | |
28 pd_hi_word_offset_in_bytes = BytesPerWord | |
29 }; | |
30 | |
31 // explicit rounding operations are required to implement the strictFP mode | |
32 enum { | |
33 pd_strict_fp_requires_explicit_rounding = true | |
34 }; | |
35 | |
36 | |
37 // registers | |
38 enum { | |
39 pd_nof_cpu_regs_frame_map = 8, // number of registers used during code emission | |
40 pd_nof_fpu_regs_frame_map = 8, // number of registers used during code emission | |
41 pd_nof_xmm_regs_frame_map = 8, // number of registers used during code emission | |
42 pd_nof_caller_save_cpu_regs_frame_map = 6, // number of registers killed by calls | |
43 pd_nof_caller_save_fpu_regs_frame_map = 8, // number of registers killed by calls | |
44 pd_nof_caller_save_xmm_regs_frame_map = 8, // number of registers killed by calls | |
45 | |
46 pd_nof_cpu_regs_reg_alloc = 6, // number of registers that are visible to register allocator | |
47 pd_nof_fpu_regs_reg_alloc = 6, // number of registers that are visible to register allocator | |
48 | |
49 pd_nof_cpu_regs_linearscan = 8, // number of registers visible to linear scan | |
50 pd_nof_fpu_regs_linearscan = 8, // number of registers visible to linear scan | |
51 pd_nof_xmm_regs_linearscan = 8, // number of registers visible to linear scan | |
52 pd_first_cpu_reg = 0, | |
53 pd_last_cpu_reg = 5, | |
54 pd_first_byte_reg = 2, | |
55 pd_last_byte_reg = 5, | |
56 pd_first_fpu_reg = pd_nof_cpu_regs_frame_map, | |
57 pd_last_fpu_reg = pd_first_fpu_reg + 7, | |
58 pd_first_xmm_reg = pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map, | |
59 pd_last_xmm_reg = pd_first_xmm_reg + 7 | |
60 }; | |
61 | |
62 | |
63 // encoding of float value in debug info: | |
64 enum { | |
65 pd_float_saved_as_double = true | |
66 }; |