annotate jvmci/jdk.vm.ci.aarch64/src/jdk/vm/ci/aarch64/AArch64.java @ 22759:577a4a8caa72

8143072: [JVMCI] Port JVMCI to AArch64
author twisti
date Thu, 24 Dec 2015 09:50:27 -1000
parents
children 7d014b014ce7
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
22759
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
1 /*
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
2 * Copyright (c) 2015, Oracle and/or its affiliates. All rights reserved.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
4 *
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
7 * published by the Free Software Foundation.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
8 *
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
13 * accompanied this code).
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
14 *
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
18 *
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
21 * questions.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
22 */
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
23 package jdk.vm.ci.aarch64;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
24
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
25 import java.nio.ByteOrder;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
26 import java.util.EnumSet;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
27
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
28 import jdk.vm.ci.code.Architecture;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
29 import jdk.vm.ci.code.Register;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
30 import jdk.vm.ci.code.Register.RegisterCategory;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
31 import jdk.vm.ci.meta.JavaKind;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
32 import jdk.vm.ci.meta.PlatformKind;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
33
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
34 /**
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
35 * Represents the AArch64 architecture.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
36 */
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
37 public class AArch64 extends Architecture {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
38
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
39 public static final RegisterCategory CPU = new RegisterCategory("CPU");
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
40
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
41 // General purpose CPU registers
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
42 public static final Register r0 = new Register(0, 0, "r0", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
43 public static final Register r1 = new Register(1, 1, "r1", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
44 public static final Register r2 = new Register(2, 2, "r2", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
45 public static final Register r3 = new Register(3, 3, "r3", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
46 public static final Register r4 = new Register(4, 4, "r4", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
47 public static final Register r5 = new Register(5, 5, "r5", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
48 public static final Register r6 = new Register(6, 6, "r6", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
49 public static final Register r7 = new Register(7, 7, "r7", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
50 public static final Register r8 = new Register(8, 8, "r8", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
51 public static final Register r9 = new Register(9, 9, "r9", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
52 public static final Register r10 = new Register(10, 10, "r10", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
53 public static final Register r11 = new Register(11, 11, "r11", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
54 public static final Register r12 = new Register(12, 12, "r12", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
55 public static final Register r13 = new Register(13, 13, "r13", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
56 public static final Register r14 = new Register(14, 14, "r14", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
57 public static final Register r15 = new Register(15, 15, "r15", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
58 public static final Register r16 = new Register(16, 16, "r16", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
59 public static final Register r17 = new Register(17, 17, "r17", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
60 public static final Register r18 = new Register(18, 18, "r18", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
61 public static final Register r19 = new Register(19, 19, "r19", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
62 public static final Register r20 = new Register(20, 20, "r20", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
63 public static final Register r21 = new Register(21, 21, "r21", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
64 public static final Register r22 = new Register(22, 22, "r22", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
65 public static final Register r23 = new Register(23, 23, "r23", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
66 public static final Register r24 = new Register(24, 24, "r24", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
67 public static final Register r25 = new Register(25, 25, "r25", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
68 public static final Register r26 = new Register(26, 26, "r26", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
69 public static final Register r27 = new Register(27, 27, "r27", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
70 public static final Register r28 = new Register(28, 28, "r28", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
71 public static final Register r29 = new Register(29, 29, "r29", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
72 public static final Register r30 = new Register(30, 30, "r30", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
73 public static final Register r31 = new Register(31, 31, "r31", CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
74
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
75 public static final Register lr = r30;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
76 public static final Register zr = r31;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
77 public static final Register sp = r31;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
78
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
79 // @formatter:off
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
80 public static final Register[] cpuRegisters = {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
81 r0, r1, r2, r3, r4, r5, r6, r7,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
82 r8, r9, r10, r11, r12, r13, r14, r15,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
83 r16, r17, r18, r19, r20, r21, r22, r23,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
84 r24, r25, r26, r27, r28, r29, r30, r31
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
85 };
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
86 // @formatter:on
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
87
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
88 public static final RegisterCategory SIMD = new RegisterCategory("SIMD");
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
89
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
90 // Simd registers
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
91 public static final Register v0 = new Register(32, 0, "v0", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
92 public static final Register v1 = new Register(33, 1, "v1", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
93 public static final Register v2 = new Register(34, 2, "v2", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
94 public static final Register v3 = new Register(35, 3, "v3", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
95 public static final Register v4 = new Register(36, 4, "v4", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
96 public static final Register v5 = new Register(37, 5, "v5", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
97 public static final Register v6 = new Register(38, 6, "v6", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
98 public static final Register v7 = new Register(39, 7, "v7", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
99 public static final Register v8 = new Register(40, 8, "v8", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
100 public static final Register v9 = new Register(41, 9, "v9", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
101 public static final Register v10 = new Register(42, 10, "v10", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
102 public static final Register v11 = new Register(43, 11, "v11", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
103 public static final Register v12 = new Register(44, 12, "v12", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
104 public static final Register v13 = new Register(45, 13, "v13", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
105 public static final Register v14 = new Register(46, 14, "v14", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
106 public static final Register v15 = new Register(47, 15, "v15", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
107 public static final Register v16 = new Register(48, 16, "v16", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
108 public static final Register v17 = new Register(49, 17, "v17", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
109 public static final Register v18 = new Register(50, 18, "v18", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
110 public static final Register v19 = new Register(51, 19, "v19", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
111 public static final Register v20 = new Register(52, 20, "v20", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
112 public static final Register v21 = new Register(53, 21, "v21", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
113 public static final Register v22 = new Register(54, 22, "v22", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
114 public static final Register v23 = new Register(55, 23, "v23", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
115 public static final Register v24 = new Register(56, 24, "v24", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
116 public static final Register v25 = new Register(57, 25, "v25", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
117 public static final Register v26 = new Register(58, 26, "v26", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
118 public static final Register v27 = new Register(59, 27, "v27", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
119 public static final Register v28 = new Register(60, 28, "v28", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
120 public static final Register v29 = new Register(61, 29, "v29", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
121 public static final Register v30 = new Register(62, 30, "v30", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
122 public static final Register v31 = new Register(63, 31, "v31", SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
123
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
124 // @formatter:off
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
125 public static final Register[] simdRegisters = {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
126 v0, v1, v2, v3, v4, v5, v6, v7,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
127 v8, v9, v10, v11, v12, v13, v14, v15,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
128 v16, v17, v18, v19, v20, v21, v22, v23,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
129 v24, v25, v26, v27, v28, v29, v30, v31
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
130 };
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
131 // @formatter:on
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
132
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
133 // @formatter:off
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
134 public static final Register[] allRegisters = {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
135 r0, r1, r2, r3, r4, r5, r6, r7,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
136 r8, r9, r10, r11, r12, r13, r14, r15,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
137 r16, r17, r18, r19, r20, r21, r22, r23,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
138 r24, r25, r26, r27, r28, r29, r30, r31,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
139
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
140 v0, v1, v2, v3, v4, v5, v6, v7,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
141 v8, v9, v10, v11, v12, v13, v14, v15,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
142 v16, v17, v18, v19, v20, v21, v22, v23,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
143 v24, v25, v26, v27, v28, v29, v30, v31
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
144 };
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
145 // @formatter:on
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
146
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
147 /**
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
148 * Basic set of CPU features mirroring what is returned from the cpuid instruction. See:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
149 * {@code VM_Version::cpuFeatureFlags}.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
150 */
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
151 public static enum CPUFeature {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
152 FP,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
153 ASIMD,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
154 EVTSTRM,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
155 AES,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
156 PMULL,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
157 SHA1,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
158 SHA2,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
159 CRC32,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
160 A53MAC,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
161 DMB_ATOMICS
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
162 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
163
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
164 private final EnumSet<CPUFeature> features;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
165
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
166 /**
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
167 * Set of flags to control code emission.
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
168 */
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
169 public static enum Flag {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
170 UseBarriersForVolatile,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
171 UseCRC32,
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
172 UseNeon
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
173 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
174
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
175 private final EnumSet<Flag> flags;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
176
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
177 public AArch64(EnumSet<CPUFeature> features, EnumSet<Flag> flags) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
178 super("aarch64", AArch64Kind.QWORD, ByteOrder.LITTLE_ENDIAN, true, allRegisters, 0, 0, 0);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
179 this.features = features;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
180 this.flags = flags;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
181 assert features.contains(CPUFeature.FP) : "minimum config for aarch64";
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
182 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
183
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
184 public EnumSet<CPUFeature> getFeatures() {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
185 return features;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
186 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
187
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
188 public EnumSet<Flag> getFlags() {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
189 return flags;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
190 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
191
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
192 @Override
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
193 public PlatformKind getPlatformKind(JavaKind javaKind) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
194 switch (javaKind) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
195 case Boolean:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
196 case Byte:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
197 return AArch64Kind.BYTE;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
198 case Short:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
199 case Char:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
200 return AArch64Kind.WORD;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
201 case Int:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
202 return AArch64Kind.DWORD;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
203 case Long:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
204 case Object:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
205 return AArch64Kind.QWORD;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
206 case Float:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
207 return AArch64Kind.SINGLE;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
208 case Double:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
209 return AArch64Kind.DOUBLE;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
210 default:
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
211 return null;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
212 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
213 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
214
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
215 @Override
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
216 public boolean canStoreValue(RegisterCategory category, PlatformKind platformKind) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
217 AArch64Kind kind = (AArch64Kind) platformKind;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
218 if (kind.isInteger()) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
219 return category.equals(CPU);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
220 } else if (kind.isSIMD()) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
221 return category.equals(SIMD);
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
222 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
223 return false;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
224 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
225
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
226 @Override
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
227 public AArch64Kind getLargestStorableKind(RegisterCategory category) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
228 if (category.equals(CPU)) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
229 return AArch64Kind.QWORD;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
230 } else if (category.equals(SIMD)) {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
231 return AArch64Kind.V128_QWORD;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
232 } else {
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
233 return null;
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
234 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
235 }
577a4a8caa72 8143072: [JVMCI] Port JVMCI to AArch64
twisti
parents:
diff changeset
236 }