annotate src/cpu/x86/vm/c1_LIRGenerator_x86.cpp @ 344:6aae2f9d0294

Merge
author ysr
date Thu, 12 Jun 2008 13:50:55 -0700
parents 37f87013dfd8
children 1ee8caae33af
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
a61af66fc99e Initial load
duke
parents:
diff changeset
2 * Copyright 2005-2006 Sun Microsystems, Inc. All Rights Reserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 # include "incls/_precompiled.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
26 # include "incls/_c1_LIRGenerator_x86.cpp.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
27
a61af66fc99e Initial load
duke
parents:
diff changeset
28 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
29 #define __ gen()->lir(__FILE__, __LINE__)->
a61af66fc99e Initial load
duke
parents:
diff changeset
30 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
31 #define __ gen()->lir()->
a61af66fc99e Initial load
duke
parents:
diff changeset
32 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
33
a61af66fc99e Initial load
duke
parents:
diff changeset
34 // Item will be loaded into a byte register; Intel only
a61af66fc99e Initial load
duke
parents:
diff changeset
35 void LIRItem::load_byte_item() {
a61af66fc99e Initial load
duke
parents:
diff changeset
36 load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
37 LIR_Opr res = result();
a61af66fc99e Initial load
duke
parents:
diff changeset
38
a61af66fc99e Initial load
duke
parents:
diff changeset
39 if (!res->is_virtual() || !_gen->is_vreg_flag_set(res, LIRGenerator::byte_reg)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
40 // make sure that it is a byte register
a61af66fc99e Initial load
duke
parents:
diff changeset
41 assert(!value()->type()->is_float() && !value()->type()->is_double(),
a61af66fc99e Initial load
duke
parents:
diff changeset
42 "can't load floats in byte register");
a61af66fc99e Initial load
duke
parents:
diff changeset
43 LIR_Opr reg = _gen->rlock_byte(T_BYTE);
a61af66fc99e Initial load
duke
parents:
diff changeset
44 __ move(res, reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
45
a61af66fc99e Initial load
duke
parents:
diff changeset
46 _result = reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
47 }
a61af66fc99e Initial load
duke
parents:
diff changeset
48 }
a61af66fc99e Initial load
duke
parents:
diff changeset
49
a61af66fc99e Initial load
duke
parents:
diff changeset
50
a61af66fc99e Initial load
duke
parents:
diff changeset
51 void LIRItem::load_nonconstant() {
a61af66fc99e Initial load
duke
parents:
diff changeset
52 LIR_Opr r = value()->operand();
a61af66fc99e Initial load
duke
parents:
diff changeset
53 if (r->is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
54 _result = r;
a61af66fc99e Initial load
duke
parents:
diff changeset
55 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
56 load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
57 }
a61af66fc99e Initial load
duke
parents:
diff changeset
58 }
a61af66fc99e Initial load
duke
parents:
diff changeset
59
a61af66fc99e Initial load
duke
parents:
diff changeset
60 //--------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
61 // LIRGenerator
a61af66fc99e Initial load
duke
parents:
diff changeset
62 //--------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
63
a61af66fc99e Initial load
duke
parents:
diff changeset
64
a61af66fc99e Initial load
duke
parents:
diff changeset
65 LIR_Opr LIRGenerator::exceptionOopOpr() { return FrameMap::rax_oop_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
66 LIR_Opr LIRGenerator::exceptionPcOpr() { return FrameMap::rdx_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
67 LIR_Opr LIRGenerator::divInOpr() { return FrameMap::rax_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
68 LIR_Opr LIRGenerator::divOutOpr() { return FrameMap::rax_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
69 LIR_Opr LIRGenerator::remOutOpr() { return FrameMap::rdx_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
70 LIR_Opr LIRGenerator::shiftCountOpr() { return FrameMap::rcx_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
71 LIR_Opr LIRGenerator::syncTempOpr() { return FrameMap::rax_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
72 LIR_Opr LIRGenerator::getThreadTemp() { return LIR_OprFact::illegalOpr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
73
a61af66fc99e Initial load
duke
parents:
diff changeset
74
a61af66fc99e Initial load
duke
parents:
diff changeset
75 LIR_Opr LIRGenerator::result_register_for(ValueType* type, bool callee) {
a61af66fc99e Initial load
duke
parents:
diff changeset
76 LIR_Opr opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
77 switch (type->tag()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
78 case intTag: opr = FrameMap::rax_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
79 case objectTag: opr = FrameMap::rax_oop_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
80 case longTag: opr = FrameMap::rax_rdx_long_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
81 case floatTag: opr = UseSSE >= 1 ? FrameMap::xmm0_float_opr : FrameMap::fpu0_float_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
82 case doubleTag: opr = UseSSE >= 2 ? FrameMap::xmm0_double_opr : FrameMap::fpu0_double_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
83
a61af66fc99e Initial load
duke
parents:
diff changeset
84 case addressTag:
a61af66fc99e Initial load
duke
parents:
diff changeset
85 default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
86 }
a61af66fc99e Initial load
duke
parents:
diff changeset
87
a61af66fc99e Initial load
duke
parents:
diff changeset
88 assert(opr->type_field() == as_OprType(as_BasicType(type)), "type mismatch");
a61af66fc99e Initial load
duke
parents:
diff changeset
89 return opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
90 }
a61af66fc99e Initial load
duke
parents:
diff changeset
91
a61af66fc99e Initial load
duke
parents:
diff changeset
92
a61af66fc99e Initial load
duke
parents:
diff changeset
93 LIR_Opr LIRGenerator::rlock_byte(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
94 LIR_Opr reg = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
95 set_vreg_flag(reg, LIRGenerator::byte_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
96 return reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
97 }
a61af66fc99e Initial load
duke
parents:
diff changeset
98
a61af66fc99e Initial load
duke
parents:
diff changeset
99
a61af66fc99e Initial load
duke
parents:
diff changeset
100 //--------- loading items into registers --------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
101
a61af66fc99e Initial load
duke
parents:
diff changeset
102
a61af66fc99e Initial load
duke
parents:
diff changeset
103 // i486 instructions can inline constants
a61af66fc99e Initial load
duke
parents:
diff changeset
104 bool LIRGenerator::can_store_as_constant(Value v, BasicType type) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
105 if (type == T_SHORT || type == T_CHAR) {
a61af66fc99e Initial load
duke
parents:
diff changeset
106 // there is no immediate move of word values in asembler_i486.?pp
a61af66fc99e Initial load
duke
parents:
diff changeset
107 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
108 }
a61af66fc99e Initial load
duke
parents:
diff changeset
109 Constant* c = v->as_Constant();
a61af66fc99e Initial load
duke
parents:
diff changeset
110 if (c && c->state() == NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
111 // constants of any type can be stored directly, except for
a61af66fc99e Initial load
duke
parents:
diff changeset
112 // unloaded object constants.
a61af66fc99e Initial load
duke
parents:
diff changeset
113 return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
114 }
a61af66fc99e Initial load
duke
parents:
diff changeset
115 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
116 }
a61af66fc99e Initial load
duke
parents:
diff changeset
117
a61af66fc99e Initial load
duke
parents:
diff changeset
118
a61af66fc99e Initial load
duke
parents:
diff changeset
119 bool LIRGenerator::can_inline_as_constant(Value v) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
120 return v->type()->tag() != objectTag ||
a61af66fc99e Initial load
duke
parents:
diff changeset
121 (v->type()->is_constant() && v->type()->as_ObjectType()->constant_value()->is_null_object());
a61af66fc99e Initial load
duke
parents:
diff changeset
122 }
a61af66fc99e Initial load
duke
parents:
diff changeset
123
a61af66fc99e Initial load
duke
parents:
diff changeset
124
a61af66fc99e Initial load
duke
parents:
diff changeset
125 bool LIRGenerator::can_inline_as_constant(LIR_Const* c) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
126 return c->type() != T_OBJECT || c->as_jobject() == NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
127 }
a61af66fc99e Initial load
duke
parents:
diff changeset
128
a61af66fc99e Initial load
duke
parents:
diff changeset
129
a61af66fc99e Initial load
duke
parents:
diff changeset
130 LIR_Opr LIRGenerator::safepoint_poll_register() {
a61af66fc99e Initial load
duke
parents:
diff changeset
131 return LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
132 }
a61af66fc99e Initial load
duke
parents:
diff changeset
133
a61af66fc99e Initial load
duke
parents:
diff changeset
134
a61af66fc99e Initial load
duke
parents:
diff changeset
135 LIR_Address* LIRGenerator::generate_address(LIR_Opr base, LIR_Opr index,
a61af66fc99e Initial load
duke
parents:
diff changeset
136 int shift, int disp, BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
137 assert(base->is_register(), "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
138 if (index->is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
139 return new LIR_Address(base,
a61af66fc99e Initial load
duke
parents:
diff changeset
140 (index->as_constant_ptr()->as_jint() << shift) + disp,
a61af66fc99e Initial load
duke
parents:
diff changeset
141 type);
a61af66fc99e Initial load
duke
parents:
diff changeset
142 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
143 return new LIR_Address(base, index, (LIR_Address::Scale)shift, disp, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
144 }
a61af66fc99e Initial load
duke
parents:
diff changeset
145 }
a61af66fc99e Initial load
duke
parents:
diff changeset
146
a61af66fc99e Initial load
duke
parents:
diff changeset
147
a61af66fc99e Initial load
duke
parents:
diff changeset
148 LIR_Address* LIRGenerator::emit_array_address(LIR_Opr array_opr, LIR_Opr index_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
149 BasicType type, bool needs_card_mark) {
a61af66fc99e Initial load
duke
parents:
diff changeset
150 int offset_in_bytes = arrayOopDesc::base_offset_in_bytes(type);
a61af66fc99e Initial load
duke
parents:
diff changeset
151
a61af66fc99e Initial load
duke
parents:
diff changeset
152 LIR_Address* addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
153 if (index_opr->is_constant()) {
29
d5fc211aea19 6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents: 0
diff changeset
154 int elem_size = type2aelembytes(type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
155 addr = new LIR_Address(array_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
156 offset_in_bytes + index_opr->as_jint() * elem_size, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
157 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
158 addr = new LIR_Address(array_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
159 index_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
160 LIR_Address::scale(type),
a61af66fc99e Initial load
duke
parents:
diff changeset
161 offset_in_bytes, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
162 }
a61af66fc99e Initial load
duke
parents:
diff changeset
163 if (needs_card_mark) {
a61af66fc99e Initial load
duke
parents:
diff changeset
164 // This store will need a precise card mark, so go ahead and
a61af66fc99e Initial load
duke
parents:
diff changeset
165 // compute the full adddres instead of computing once for the
a61af66fc99e Initial load
duke
parents:
diff changeset
166 // store and again for the card mark.
a61af66fc99e Initial load
duke
parents:
diff changeset
167 LIR_Opr tmp = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
168 __ leal(LIR_OprFact::address(addr), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
169 return new LIR_Address(tmp, 0, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
170 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
171 return addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
172 }
a61af66fc99e Initial load
duke
parents:
diff changeset
173 }
a61af66fc99e Initial load
duke
parents:
diff changeset
174
a61af66fc99e Initial load
duke
parents:
diff changeset
175
a61af66fc99e Initial load
duke
parents:
diff changeset
176 void LIRGenerator::increment_counter(address counter, int step) {
a61af66fc99e Initial load
duke
parents:
diff changeset
177 LIR_Opr temp = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
178 LIR_Opr pointer = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
179 __ move(LIR_OprFact::intConst((int)counter), pointer);
a61af66fc99e Initial load
duke
parents:
diff changeset
180 LIR_Address* addr = new LIR_Address(pointer, 0, T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
181 increment_counter(addr, step);
a61af66fc99e Initial load
duke
parents:
diff changeset
182 }
a61af66fc99e Initial load
duke
parents:
diff changeset
183
a61af66fc99e Initial load
duke
parents:
diff changeset
184
a61af66fc99e Initial load
duke
parents:
diff changeset
185 void LIRGenerator::increment_counter(LIR_Address* addr, int step) {
a61af66fc99e Initial load
duke
parents:
diff changeset
186 __ add((LIR_Opr)addr, LIR_OprFact::intConst(step), (LIR_Opr)addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
187 }
a61af66fc99e Initial load
duke
parents:
diff changeset
188
a61af66fc99e Initial load
duke
parents:
diff changeset
189
a61af66fc99e Initial load
duke
parents:
diff changeset
190 void LIRGenerator::cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
191 __ cmp_mem_int(condition, base, disp, c, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
192 }
a61af66fc99e Initial load
duke
parents:
diff changeset
193
a61af66fc99e Initial load
duke
parents:
diff changeset
194
a61af66fc99e Initial load
duke
parents:
diff changeset
195 void LIRGenerator::cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Opr base, int disp, BasicType type, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
196 __ cmp_reg_mem(condition, reg, new LIR_Address(base, disp, type), info);
a61af66fc99e Initial load
duke
parents:
diff changeset
197 }
a61af66fc99e Initial load
duke
parents:
diff changeset
198
a61af66fc99e Initial load
duke
parents:
diff changeset
199
a61af66fc99e Initial load
duke
parents:
diff changeset
200 void LIRGenerator::cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Opr base, LIR_Opr disp, BasicType type, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
201 __ cmp_reg_mem(condition, reg, new LIR_Address(base, disp, type), info);
a61af66fc99e Initial load
duke
parents:
diff changeset
202 }
a61af66fc99e Initial load
duke
parents:
diff changeset
203
a61af66fc99e Initial load
duke
parents:
diff changeset
204
a61af66fc99e Initial load
duke
parents:
diff changeset
205 bool LIRGenerator::strength_reduce_multiply(LIR_Opr left, int c, LIR_Opr result, LIR_Opr tmp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
206 if (tmp->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
207 if (is_power_of_2(c + 1)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
208 __ move(left, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
209 __ shift_left(left, log2_intptr(c + 1), left);
a61af66fc99e Initial load
duke
parents:
diff changeset
210 __ sub(left, tmp, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
211 return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
212 } else if (is_power_of_2(c - 1)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
213 __ move(left, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
214 __ shift_left(left, log2_intptr(c - 1), left);
a61af66fc99e Initial load
duke
parents:
diff changeset
215 __ add(left, tmp, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
216 return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
217 }
a61af66fc99e Initial load
duke
parents:
diff changeset
218 }
a61af66fc99e Initial load
duke
parents:
diff changeset
219 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
220 }
a61af66fc99e Initial load
duke
parents:
diff changeset
221
a61af66fc99e Initial load
duke
parents:
diff changeset
222
a61af66fc99e Initial load
duke
parents:
diff changeset
223 void LIRGenerator::store_stack_parameter (LIR_Opr item, ByteSize offset_from_sp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
224 BasicType type = item->type();
a61af66fc99e Initial load
duke
parents:
diff changeset
225 __ store(item, new LIR_Address(FrameMap::rsp_opr, in_bytes(offset_from_sp), type));
a61af66fc99e Initial load
duke
parents:
diff changeset
226 }
a61af66fc99e Initial load
duke
parents:
diff changeset
227
a61af66fc99e Initial load
duke
parents:
diff changeset
228 //----------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
229 // visitor functions
a61af66fc99e Initial load
duke
parents:
diff changeset
230 //----------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
231
a61af66fc99e Initial load
duke
parents:
diff changeset
232
a61af66fc99e Initial load
duke
parents:
diff changeset
233 void LIRGenerator::do_StoreIndexed(StoreIndexed* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
234 assert(x->is_root(),"");
a61af66fc99e Initial load
duke
parents:
diff changeset
235 bool needs_range_check = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
236 bool use_length = x->length() != NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
237 bool obj_store = x->elt_type() == T_ARRAY || x->elt_type() == T_OBJECT;
a61af66fc99e Initial load
duke
parents:
diff changeset
238 bool needs_store_check = obj_store && (x->value()->as_Constant() == NULL ||
a61af66fc99e Initial load
duke
parents:
diff changeset
239 !get_jobject_constant(x->value())->is_null_object());
a61af66fc99e Initial load
duke
parents:
diff changeset
240
a61af66fc99e Initial load
duke
parents:
diff changeset
241 LIRItem array(x->array(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
242 LIRItem index(x->index(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
243 LIRItem value(x->value(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
244 LIRItem length(this);
a61af66fc99e Initial load
duke
parents:
diff changeset
245
a61af66fc99e Initial load
duke
parents:
diff changeset
246 array.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
247 index.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
248
a61af66fc99e Initial load
duke
parents:
diff changeset
249 if (use_length) {
a61af66fc99e Initial load
duke
parents:
diff changeset
250 needs_range_check = x->compute_needs_range_check();
a61af66fc99e Initial load
duke
parents:
diff changeset
251 if (needs_range_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
252 length.set_instruction(x->length());
a61af66fc99e Initial load
duke
parents:
diff changeset
253 length.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
254 }
a61af66fc99e Initial load
duke
parents:
diff changeset
255 }
a61af66fc99e Initial load
duke
parents:
diff changeset
256 if (needs_store_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
257 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
258 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
259 value.load_for_store(x->elt_type());
a61af66fc99e Initial load
duke
parents:
diff changeset
260 }
a61af66fc99e Initial load
duke
parents:
diff changeset
261
a61af66fc99e Initial load
duke
parents:
diff changeset
262 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
263
a61af66fc99e Initial load
duke
parents:
diff changeset
264 // the CodeEmitInfo must be duplicated for each different
a61af66fc99e Initial load
duke
parents:
diff changeset
265 // LIR-instruction because spilling can occur anywhere between two
a61af66fc99e Initial load
duke
parents:
diff changeset
266 // instructions and so the debug information must be different
a61af66fc99e Initial load
duke
parents:
diff changeset
267 CodeEmitInfo* range_check_info = state_for(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
268 CodeEmitInfo* null_check_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
269 if (x->needs_null_check()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
270 null_check_info = new CodeEmitInfo(range_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
271 }
a61af66fc99e Initial load
duke
parents:
diff changeset
272
a61af66fc99e Initial load
duke
parents:
diff changeset
273 // emit array address setup early so it schedules better
a61af66fc99e Initial load
duke
parents:
diff changeset
274 LIR_Address* array_addr = emit_array_address(array.result(), index.result(), x->elt_type(), obj_store);
a61af66fc99e Initial load
duke
parents:
diff changeset
275
a61af66fc99e Initial load
duke
parents:
diff changeset
276 if (GenerateRangeChecks && needs_range_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
277 if (use_length) {
a61af66fc99e Initial load
duke
parents:
diff changeset
278 __ cmp(lir_cond_belowEqual, length.result(), index.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
279 __ branch(lir_cond_belowEqual, T_INT, new RangeCheckStub(range_check_info, index.result()));
a61af66fc99e Initial load
duke
parents:
diff changeset
280 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
281 array_range_check(array.result(), index.result(), null_check_info, range_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
282 // range_check also does the null check
a61af66fc99e Initial load
duke
parents:
diff changeset
283 null_check_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
284 }
a61af66fc99e Initial load
duke
parents:
diff changeset
285 }
a61af66fc99e Initial load
duke
parents:
diff changeset
286
a61af66fc99e Initial load
duke
parents:
diff changeset
287 if (GenerateArrayStoreCheck && needs_store_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
288 LIR_Opr tmp1 = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
289 LIR_Opr tmp2 = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
290 LIR_Opr tmp3 = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
291
a61af66fc99e Initial load
duke
parents:
diff changeset
292 CodeEmitInfo* store_check_info = new CodeEmitInfo(range_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
293 __ store_check(value.result(), array.result(), tmp1, tmp2, tmp3, store_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
294 }
a61af66fc99e Initial load
duke
parents:
diff changeset
295
a61af66fc99e Initial load
duke
parents:
diff changeset
296 if (obj_store) {
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
297 // Needs GC write barriers.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
298 pre_barrier(LIR_OprFact::address(array_addr), false, NULL);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
299 __ move(value.result(), array_addr, null_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
300 // Seems to be a precise
a61af66fc99e Initial load
duke
parents:
diff changeset
301 post_barrier(LIR_OprFact::address(array_addr), value.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
302 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
303 __ move(value.result(), array_addr, null_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
304 }
a61af66fc99e Initial load
duke
parents:
diff changeset
305 }
a61af66fc99e Initial load
duke
parents:
diff changeset
306
a61af66fc99e Initial load
duke
parents:
diff changeset
307
a61af66fc99e Initial load
duke
parents:
diff changeset
308 void LIRGenerator::do_MonitorEnter(MonitorEnter* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
309 assert(x->is_root(),"");
a61af66fc99e Initial load
duke
parents:
diff changeset
310 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
311 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
312
a61af66fc99e Initial load
duke
parents:
diff changeset
313 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
314
a61af66fc99e Initial load
duke
parents:
diff changeset
315 // "lock" stores the address of the monitor stack slot, so this is not an oop
a61af66fc99e Initial load
duke
parents:
diff changeset
316 LIR_Opr lock = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
317 // Need a scratch register for biased locking on x86
a61af66fc99e Initial load
duke
parents:
diff changeset
318 LIR_Opr scratch = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
319 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
320 scratch = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
321 }
a61af66fc99e Initial load
duke
parents:
diff changeset
322
a61af66fc99e Initial load
duke
parents:
diff changeset
323 CodeEmitInfo* info_for_exception = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
324 if (x->needs_null_check()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
325 info_for_exception = state_for(x, x->lock_stack_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
326 }
a61af66fc99e Initial load
duke
parents:
diff changeset
327 // this CodeEmitInfo must not have the xhandlers because here the
a61af66fc99e Initial load
duke
parents:
diff changeset
328 // object is already locked (xhandlers expect object to be unlocked)
a61af66fc99e Initial load
duke
parents:
diff changeset
329 CodeEmitInfo* info = state_for(x, x->state(), true);
a61af66fc99e Initial load
duke
parents:
diff changeset
330 monitor_enter(obj.result(), lock, syncTempOpr(), scratch,
a61af66fc99e Initial load
duke
parents:
diff changeset
331 x->monitor_no(), info_for_exception, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
332 }
a61af66fc99e Initial load
duke
parents:
diff changeset
333
a61af66fc99e Initial load
duke
parents:
diff changeset
334
a61af66fc99e Initial load
duke
parents:
diff changeset
335 void LIRGenerator::do_MonitorExit(MonitorExit* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
336 assert(x->is_root(),"");
a61af66fc99e Initial load
duke
parents:
diff changeset
337
a61af66fc99e Initial load
duke
parents:
diff changeset
338 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
339 obj.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
340
a61af66fc99e Initial load
duke
parents:
diff changeset
341 LIR_Opr lock = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
342 LIR_Opr obj_temp = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
343 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
344 monitor_exit(obj_temp, lock, syncTempOpr(), x->monitor_no());
a61af66fc99e Initial load
duke
parents:
diff changeset
345 }
a61af66fc99e Initial load
duke
parents:
diff changeset
346
a61af66fc99e Initial load
duke
parents:
diff changeset
347
a61af66fc99e Initial load
duke
parents:
diff changeset
348 // _ineg, _lneg, _fneg, _dneg
a61af66fc99e Initial load
duke
parents:
diff changeset
349 void LIRGenerator::do_NegateOp(NegateOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
350 LIRItem value(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
351 value.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
352 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
353 LIR_Opr reg = rlock(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
354 __ negate(value.result(), reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
355
a61af66fc99e Initial load
duke
parents:
diff changeset
356 set_result(x, round_item(reg));
a61af66fc99e Initial load
duke
parents:
diff changeset
357 }
a61af66fc99e Initial load
duke
parents:
diff changeset
358
a61af66fc99e Initial load
duke
parents:
diff changeset
359
a61af66fc99e Initial load
duke
parents:
diff changeset
360 // for _fadd, _fmul, _fsub, _fdiv, _frem
a61af66fc99e Initial load
duke
parents:
diff changeset
361 // _dadd, _dmul, _dsub, _ddiv, _drem
a61af66fc99e Initial load
duke
parents:
diff changeset
362 void LIRGenerator::do_ArithmeticOp_FPU(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
363 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
364 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
365 LIRItem* left_arg = &left;
a61af66fc99e Initial load
duke
parents:
diff changeset
366 LIRItem* right_arg = &right;
a61af66fc99e Initial load
duke
parents:
diff changeset
367 assert(!left.is_stack() || !right.is_stack(), "can't both be memory operands");
a61af66fc99e Initial load
duke
parents:
diff changeset
368 bool must_load_both = (x->op() == Bytecodes::_frem || x->op() == Bytecodes::_drem);
a61af66fc99e Initial load
duke
parents:
diff changeset
369 if (left.is_register() || x->x()->type()->is_constant() || must_load_both) {
a61af66fc99e Initial load
duke
parents:
diff changeset
370 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
371 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
372 left.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
373 }
a61af66fc99e Initial load
duke
parents:
diff changeset
374
a61af66fc99e Initial load
duke
parents:
diff changeset
375 // do not load right operand if it is a constant. only 0 and 1 are
a61af66fc99e Initial load
duke
parents:
diff changeset
376 // loaded because there are special instructions for loading them
a61af66fc99e Initial load
duke
parents:
diff changeset
377 // without memory access (not needed for SSE2 instructions)
a61af66fc99e Initial load
duke
parents:
diff changeset
378 bool must_load_right = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
379 if (right.is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
380 LIR_Const* c = right.result()->as_constant_ptr();
a61af66fc99e Initial load
duke
parents:
diff changeset
381 assert(c != NULL, "invalid constant");
a61af66fc99e Initial load
duke
parents:
diff changeset
382 assert(c->type() == T_FLOAT || c->type() == T_DOUBLE, "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
383
a61af66fc99e Initial load
duke
parents:
diff changeset
384 if (c->type() == T_FLOAT) {
a61af66fc99e Initial load
duke
parents:
diff changeset
385 must_load_right = UseSSE < 1 && (c->is_one_float() || c->is_zero_float());
a61af66fc99e Initial load
duke
parents:
diff changeset
386 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
387 must_load_right = UseSSE < 2 && (c->is_one_double() || c->is_zero_double());
a61af66fc99e Initial load
duke
parents:
diff changeset
388 }
a61af66fc99e Initial load
duke
parents:
diff changeset
389 }
a61af66fc99e Initial load
duke
parents:
diff changeset
390
a61af66fc99e Initial load
duke
parents:
diff changeset
391 if (must_load_both) {
a61af66fc99e Initial load
duke
parents:
diff changeset
392 // frem and drem destroy also right operand, so move it to a new register
a61af66fc99e Initial load
duke
parents:
diff changeset
393 right.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
394 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
395 } else if (right.is_register() || must_load_right) {
a61af66fc99e Initial load
duke
parents:
diff changeset
396 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
397 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
398 right.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
399 }
a61af66fc99e Initial load
duke
parents:
diff changeset
400 LIR_Opr reg = rlock(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
401 LIR_Opr tmp = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
402 if (x->is_strictfp() && (x->op() == Bytecodes::_dmul || x->op() == Bytecodes::_ddiv)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
403 tmp = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
404 }
a61af66fc99e Initial load
duke
parents:
diff changeset
405
a61af66fc99e Initial load
duke
parents:
diff changeset
406 if ((UseSSE >= 1 && x->op() == Bytecodes::_frem) || (UseSSE >= 2 && x->op() == Bytecodes::_drem)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
407 // special handling for frem and drem: no SSE instruction, so must use FPU with temporary fpu stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
408 LIR_Opr fpu0, fpu1;
a61af66fc99e Initial load
duke
parents:
diff changeset
409 if (x->op() == Bytecodes::_frem) {
a61af66fc99e Initial load
duke
parents:
diff changeset
410 fpu0 = LIR_OprFact::single_fpu(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
411 fpu1 = LIR_OprFact::single_fpu(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
412 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
413 fpu0 = LIR_OprFact::double_fpu(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
414 fpu1 = LIR_OprFact::double_fpu(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
415 }
a61af66fc99e Initial load
duke
parents:
diff changeset
416 __ move(right.result(), fpu1); // order of left and right operand is important!
a61af66fc99e Initial load
duke
parents:
diff changeset
417 __ move(left.result(), fpu0);
a61af66fc99e Initial load
duke
parents:
diff changeset
418 __ rem (fpu0, fpu1, fpu0);
a61af66fc99e Initial load
duke
parents:
diff changeset
419 __ move(fpu0, reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
420
a61af66fc99e Initial load
duke
parents:
diff changeset
421 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
422 arithmetic_op_fpu(x->op(), reg, left.result(), right.result(), x->is_strictfp(), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
423 }
a61af66fc99e Initial load
duke
parents:
diff changeset
424
a61af66fc99e Initial load
duke
parents:
diff changeset
425 set_result(x, round_item(reg));
a61af66fc99e Initial load
duke
parents:
diff changeset
426 }
a61af66fc99e Initial load
duke
parents:
diff changeset
427
a61af66fc99e Initial load
duke
parents:
diff changeset
428
a61af66fc99e Initial load
duke
parents:
diff changeset
429 // for _ladd, _lmul, _lsub, _ldiv, _lrem
a61af66fc99e Initial load
duke
parents:
diff changeset
430 void LIRGenerator::do_ArithmeticOp_Long(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
431 if (x->op() == Bytecodes::_ldiv || x->op() == Bytecodes::_lrem ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
432 // long division is implemented as a direct call into the runtime
a61af66fc99e Initial load
duke
parents:
diff changeset
433 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
434 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
435
a61af66fc99e Initial load
duke
parents:
diff changeset
436 // the check for division by zero destroys the right operand
a61af66fc99e Initial load
duke
parents:
diff changeset
437 right.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
438
a61af66fc99e Initial load
duke
parents:
diff changeset
439 BasicTypeList signature(2);
a61af66fc99e Initial load
duke
parents:
diff changeset
440 signature.append(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
441 signature.append(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
442 CallingConvention* cc = frame_map()->c_calling_convention(&signature);
a61af66fc99e Initial load
duke
parents:
diff changeset
443
a61af66fc99e Initial load
duke
parents:
diff changeset
444 // check for division by zero (destroys registers of right operand!)
a61af66fc99e Initial load
duke
parents:
diff changeset
445 CodeEmitInfo* info = state_for(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
446
a61af66fc99e Initial load
duke
parents:
diff changeset
447 const LIR_Opr result_reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
448 left.load_item_force(cc->at(1));
a61af66fc99e Initial load
duke
parents:
diff changeset
449 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
450
a61af66fc99e Initial load
duke
parents:
diff changeset
451 __ move(right.result(), cc->at(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
452
a61af66fc99e Initial load
duke
parents:
diff changeset
453 __ cmp(lir_cond_equal, right.result(), LIR_OprFact::longConst(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
454 __ branch(lir_cond_equal, T_LONG, new DivByZeroStub(info));
a61af66fc99e Initial load
duke
parents:
diff changeset
455
a61af66fc99e Initial load
duke
parents:
diff changeset
456 address entry;
a61af66fc99e Initial load
duke
parents:
diff changeset
457 switch (x->op()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
458 case Bytecodes::_lrem:
a61af66fc99e Initial load
duke
parents:
diff changeset
459 entry = CAST_FROM_FN_PTR(address, SharedRuntime::lrem);
a61af66fc99e Initial load
duke
parents:
diff changeset
460 break; // check if dividend is 0 is done elsewhere
a61af66fc99e Initial load
duke
parents:
diff changeset
461 case Bytecodes::_ldiv:
a61af66fc99e Initial load
duke
parents:
diff changeset
462 entry = CAST_FROM_FN_PTR(address, SharedRuntime::ldiv);
a61af66fc99e Initial load
duke
parents:
diff changeset
463 break; // check if dividend is 0 is done elsewhere
a61af66fc99e Initial load
duke
parents:
diff changeset
464 case Bytecodes::_lmul:
a61af66fc99e Initial load
duke
parents:
diff changeset
465 entry = CAST_FROM_FN_PTR(address, SharedRuntime::lmul);
a61af66fc99e Initial load
duke
parents:
diff changeset
466 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
467 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
468 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
469 }
a61af66fc99e Initial load
duke
parents:
diff changeset
470
a61af66fc99e Initial load
duke
parents:
diff changeset
471 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
472 __ call_runtime_leaf(entry, getThreadTemp(), result_reg, cc->args());
a61af66fc99e Initial load
duke
parents:
diff changeset
473 __ move(result_reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
474 } else if (x->op() == Bytecodes::_lmul) {
a61af66fc99e Initial load
duke
parents:
diff changeset
475 // missing test if instr is commutative and if we should swap
a61af66fc99e Initial load
duke
parents:
diff changeset
476 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
477 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
478
a61af66fc99e Initial load
duke
parents:
diff changeset
479 // right register is destroyed by the long mul, so it must be
a61af66fc99e Initial load
duke
parents:
diff changeset
480 // copied to a new register.
a61af66fc99e Initial load
duke
parents:
diff changeset
481 right.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
482
a61af66fc99e Initial load
duke
parents:
diff changeset
483 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
484 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
485
a61af66fc99e Initial load
duke
parents:
diff changeset
486 LIR_Opr reg = FrameMap::rax_rdx_long_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
487 arithmetic_op_long(x->op(), reg, left.result(), right.result(), NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
488 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
489 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
490 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
491 // missing test if instr is commutative and if we should swap
a61af66fc99e Initial load
duke
parents:
diff changeset
492 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
493 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
494
a61af66fc99e Initial load
duke
parents:
diff changeset
495 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
496 // dont load constants to save register
a61af66fc99e Initial load
duke
parents:
diff changeset
497 right.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
498 rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
499 arithmetic_op_long(x->op(), x->operand(), left.result(), right.result(), NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
500 }
a61af66fc99e Initial load
duke
parents:
diff changeset
501 }
a61af66fc99e Initial load
duke
parents:
diff changeset
502
a61af66fc99e Initial load
duke
parents:
diff changeset
503
a61af66fc99e Initial load
duke
parents:
diff changeset
504
a61af66fc99e Initial load
duke
parents:
diff changeset
505 // for: _iadd, _imul, _isub, _idiv, _irem
a61af66fc99e Initial load
duke
parents:
diff changeset
506 void LIRGenerator::do_ArithmeticOp_Int(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
507 if (x->op() == Bytecodes::_idiv || x->op() == Bytecodes::_irem) {
a61af66fc99e Initial load
duke
parents:
diff changeset
508 // The requirements for division and modulo
a61af66fc99e Initial load
duke
parents:
diff changeset
509 // input : rax,: dividend min_int
a61af66fc99e Initial load
duke
parents:
diff changeset
510 // reg: divisor (may not be rax,/rdx) -1
a61af66fc99e Initial load
duke
parents:
diff changeset
511 //
a61af66fc99e Initial load
duke
parents:
diff changeset
512 // output: rax,: quotient (= rax, idiv reg) min_int
a61af66fc99e Initial load
duke
parents:
diff changeset
513 // rdx: remainder (= rax, irem reg) 0
a61af66fc99e Initial load
duke
parents:
diff changeset
514
a61af66fc99e Initial load
duke
parents:
diff changeset
515 // rax, and rdx will be destroyed
a61af66fc99e Initial load
duke
parents:
diff changeset
516
a61af66fc99e Initial load
duke
parents:
diff changeset
517 // Note: does this invalidate the spec ???
a61af66fc99e Initial load
duke
parents:
diff changeset
518 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
519 LIRItem left(x->x() , this); // visit left second, so that the is_register test is valid
a61af66fc99e Initial load
duke
parents:
diff changeset
520
a61af66fc99e Initial load
duke
parents:
diff changeset
521 // call state_for before load_item_force because state_for may
a61af66fc99e Initial load
duke
parents:
diff changeset
522 // force the evaluation of other instructions that are needed for
a61af66fc99e Initial load
duke
parents:
diff changeset
523 // correct debug info. Otherwise the live range of the fix
a61af66fc99e Initial load
duke
parents:
diff changeset
524 // register might be too long.
a61af66fc99e Initial load
duke
parents:
diff changeset
525 CodeEmitInfo* info = state_for(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
526
a61af66fc99e Initial load
duke
parents:
diff changeset
527 left.load_item_force(divInOpr());
a61af66fc99e Initial load
duke
parents:
diff changeset
528
a61af66fc99e Initial load
duke
parents:
diff changeset
529 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
530
a61af66fc99e Initial load
duke
parents:
diff changeset
531 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
532 LIR_Opr result_reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
533 if (x->op() == Bytecodes::_idiv) {
a61af66fc99e Initial load
duke
parents:
diff changeset
534 result_reg = divOutOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
535 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
536 result_reg = remOutOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
537 }
a61af66fc99e Initial load
duke
parents:
diff changeset
538
a61af66fc99e Initial load
duke
parents:
diff changeset
539 if (!ImplicitDiv0Checks) {
a61af66fc99e Initial load
duke
parents:
diff changeset
540 __ cmp(lir_cond_equal, right.result(), LIR_OprFact::intConst(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
541 __ branch(lir_cond_equal, T_INT, new DivByZeroStub(info));
a61af66fc99e Initial load
duke
parents:
diff changeset
542 }
a61af66fc99e Initial load
duke
parents:
diff changeset
543 LIR_Opr tmp = FrameMap::rdx_opr; // idiv and irem use rdx in their implementation
a61af66fc99e Initial load
duke
parents:
diff changeset
544 if (x->op() == Bytecodes::_irem) {
a61af66fc99e Initial load
duke
parents:
diff changeset
545 __ irem(left.result(), right.result(), result_reg, tmp, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
546 } else if (x->op() == Bytecodes::_idiv) {
a61af66fc99e Initial load
duke
parents:
diff changeset
547 __ idiv(left.result(), right.result(), result_reg, tmp, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
548 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
549 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
550 }
a61af66fc99e Initial load
duke
parents:
diff changeset
551
a61af66fc99e Initial load
duke
parents:
diff changeset
552 __ move(result_reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
553 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
554 // missing test if instr is commutative and if we should swap
a61af66fc99e Initial load
duke
parents:
diff changeset
555 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
556 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
557 LIRItem* left_arg = &left;
a61af66fc99e Initial load
duke
parents:
diff changeset
558 LIRItem* right_arg = &right;
a61af66fc99e Initial load
duke
parents:
diff changeset
559 if (x->is_commutative() && left.is_stack() && right.is_register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
560 // swap them if left is real stack (or cached) and right is real register(not cached)
a61af66fc99e Initial load
duke
parents:
diff changeset
561 left_arg = &right;
a61af66fc99e Initial load
duke
parents:
diff changeset
562 right_arg = &left;
a61af66fc99e Initial load
duke
parents:
diff changeset
563 }
a61af66fc99e Initial load
duke
parents:
diff changeset
564
a61af66fc99e Initial load
duke
parents:
diff changeset
565 left_arg->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
566
a61af66fc99e Initial load
duke
parents:
diff changeset
567 // do not need to load right, as we can handle stack and constants
a61af66fc99e Initial load
duke
parents:
diff changeset
568 if (x->op() == Bytecodes::_imul ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
569 // check if we can use shift instead
a61af66fc99e Initial load
duke
parents:
diff changeset
570 bool use_constant = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
571 bool use_tmp = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
572 if (right_arg->is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
573 int iconst = right_arg->get_jint_constant();
a61af66fc99e Initial load
duke
parents:
diff changeset
574 if (iconst > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
575 if (is_power_of_2(iconst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
576 use_constant = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
577 } else if (is_power_of_2(iconst - 1) || is_power_of_2(iconst + 1)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
578 use_constant = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
579 use_tmp = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
580 }
a61af66fc99e Initial load
duke
parents:
diff changeset
581 }
a61af66fc99e Initial load
duke
parents:
diff changeset
582 }
a61af66fc99e Initial load
duke
parents:
diff changeset
583 if (use_constant) {
a61af66fc99e Initial load
duke
parents:
diff changeset
584 right_arg->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
585 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
586 right_arg->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
587 }
a61af66fc99e Initial load
duke
parents:
diff changeset
588 LIR_Opr tmp = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
589 if (use_tmp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
590 tmp = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
591 }
a61af66fc99e Initial load
duke
parents:
diff changeset
592 rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
593
a61af66fc99e Initial load
duke
parents:
diff changeset
594 arithmetic_op_int(x->op(), x->operand(), left_arg->result(), right_arg->result(), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
595 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
596 right_arg->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
597 rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
598 LIR_Opr tmp = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
599 arithmetic_op_int(x->op(), x->operand(), left_arg->result(), right_arg->result(), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
600 }
a61af66fc99e Initial load
duke
parents:
diff changeset
601 }
a61af66fc99e Initial load
duke
parents:
diff changeset
602 }
a61af66fc99e Initial load
duke
parents:
diff changeset
603
a61af66fc99e Initial load
duke
parents:
diff changeset
604
a61af66fc99e Initial load
duke
parents:
diff changeset
605 void LIRGenerator::do_ArithmeticOp(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
606 // when an operand with use count 1 is the left operand, then it is
a61af66fc99e Initial load
duke
parents:
diff changeset
607 // likely that no move for 2-operand-LIR-form is necessary
a61af66fc99e Initial load
duke
parents:
diff changeset
608 if (x->is_commutative() && x->y()->as_Constant() == NULL && x->x()->use_count() > x->y()->use_count()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
609 x->swap_operands();
a61af66fc99e Initial load
duke
parents:
diff changeset
610 }
a61af66fc99e Initial load
duke
parents:
diff changeset
611
a61af66fc99e Initial load
duke
parents:
diff changeset
612 ValueTag tag = x->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
613 assert(x->x()->type()->tag() == tag && x->y()->type()->tag() == tag, "wrong parameters");
a61af66fc99e Initial load
duke
parents:
diff changeset
614 switch (tag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
615 case floatTag:
a61af66fc99e Initial load
duke
parents:
diff changeset
616 case doubleTag: do_ArithmeticOp_FPU(x); return;
a61af66fc99e Initial load
duke
parents:
diff changeset
617 case longTag: do_ArithmeticOp_Long(x); return;
a61af66fc99e Initial load
duke
parents:
diff changeset
618 case intTag: do_ArithmeticOp_Int(x); return;
a61af66fc99e Initial load
duke
parents:
diff changeset
619 }
a61af66fc99e Initial load
duke
parents:
diff changeset
620 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
621 }
a61af66fc99e Initial load
duke
parents:
diff changeset
622
a61af66fc99e Initial load
duke
parents:
diff changeset
623
a61af66fc99e Initial load
duke
parents:
diff changeset
624 // _ishl, _lshl, _ishr, _lshr, _iushr, _lushr
a61af66fc99e Initial load
duke
parents:
diff changeset
625 void LIRGenerator::do_ShiftOp(ShiftOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
626 // count must always be in rcx
a61af66fc99e Initial load
duke
parents:
diff changeset
627 LIRItem value(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
628 LIRItem count(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
629
a61af66fc99e Initial load
duke
parents:
diff changeset
630 ValueTag elemType = x->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
631 bool must_load_count = !count.is_constant() || elemType == longTag;
a61af66fc99e Initial load
duke
parents:
diff changeset
632 if (must_load_count) {
a61af66fc99e Initial load
duke
parents:
diff changeset
633 // count for long must be in register
a61af66fc99e Initial load
duke
parents:
diff changeset
634 count.load_item_force(shiftCountOpr());
a61af66fc99e Initial load
duke
parents:
diff changeset
635 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
636 count.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
637 }
a61af66fc99e Initial load
duke
parents:
diff changeset
638 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
639 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
640
a61af66fc99e Initial load
duke
parents:
diff changeset
641 shift_op(x->op(), reg, value.result(), count.result(), LIR_OprFact::illegalOpr);
a61af66fc99e Initial load
duke
parents:
diff changeset
642 }
a61af66fc99e Initial load
duke
parents:
diff changeset
643
a61af66fc99e Initial load
duke
parents:
diff changeset
644
a61af66fc99e Initial load
duke
parents:
diff changeset
645 // _iand, _land, _ior, _lor, _ixor, _lxor
a61af66fc99e Initial load
duke
parents:
diff changeset
646 void LIRGenerator::do_LogicOp(LogicOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
647 // when an operand with use count 1 is the left operand, then it is
a61af66fc99e Initial load
duke
parents:
diff changeset
648 // likely that no move for 2-operand-LIR-form is necessary
a61af66fc99e Initial load
duke
parents:
diff changeset
649 if (x->is_commutative() && x->y()->as_Constant() == NULL && x->x()->use_count() > x->y()->use_count()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
650 x->swap_operands();
a61af66fc99e Initial load
duke
parents:
diff changeset
651 }
a61af66fc99e Initial load
duke
parents:
diff changeset
652
a61af66fc99e Initial load
duke
parents:
diff changeset
653 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
654 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
655
a61af66fc99e Initial load
duke
parents:
diff changeset
656 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
657 right.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
658 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
659
a61af66fc99e Initial load
duke
parents:
diff changeset
660 logic_op(x->op(), reg, left.result(), right.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
661 }
a61af66fc99e Initial load
duke
parents:
diff changeset
662
a61af66fc99e Initial load
duke
parents:
diff changeset
663
a61af66fc99e Initial load
duke
parents:
diff changeset
664
a61af66fc99e Initial load
duke
parents:
diff changeset
665 // _lcmp, _fcmpl, _fcmpg, _dcmpl, _dcmpg
a61af66fc99e Initial load
duke
parents:
diff changeset
666 void LIRGenerator::do_CompareOp(CompareOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
667 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
668 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
669 ValueTag tag = x->x()->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
670 if (tag == longTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
671 left.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
672 }
a61af66fc99e Initial load
duke
parents:
diff changeset
673 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
674 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
675 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
676
a61af66fc99e Initial load
duke
parents:
diff changeset
677 if (x->x()->type()->is_float_kind()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
678 Bytecodes::Code code = x->op();
a61af66fc99e Initial load
duke
parents:
diff changeset
679 __ fcmp2int(left.result(), right.result(), reg, (code == Bytecodes::_fcmpl || code == Bytecodes::_dcmpl));
a61af66fc99e Initial load
duke
parents:
diff changeset
680 } else if (x->x()->type()->tag() == longTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
681 __ lcmp2int(left.result(), right.result(), reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
682 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
683 Unimplemented();
a61af66fc99e Initial load
duke
parents:
diff changeset
684 }
a61af66fc99e Initial load
duke
parents:
diff changeset
685 }
a61af66fc99e Initial load
duke
parents:
diff changeset
686
a61af66fc99e Initial load
duke
parents:
diff changeset
687
a61af66fc99e Initial load
duke
parents:
diff changeset
688 void LIRGenerator::do_AttemptUpdate(Intrinsic* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
689 assert(x->number_of_arguments() == 3, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
690 LIRItem obj (x->argument_at(0), this); // AtomicLong object
a61af66fc99e Initial load
duke
parents:
diff changeset
691 LIRItem cmp_value (x->argument_at(1), this); // value to compare with field
a61af66fc99e Initial load
duke
parents:
diff changeset
692 LIRItem new_value (x->argument_at(2), this); // replace field with new_value if it matches cmp_value
a61af66fc99e Initial load
duke
parents:
diff changeset
693
a61af66fc99e Initial load
duke
parents:
diff changeset
694 // compare value must be in rdx,eax (hi,lo); may be destroyed by cmpxchg8 instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
695 cmp_value.load_item_force(FrameMap::rax_rdx_long_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
696
a61af66fc99e Initial load
duke
parents:
diff changeset
697 // new value must be in rcx,ebx (hi,lo)
a61af66fc99e Initial load
duke
parents:
diff changeset
698 new_value.load_item_force(FrameMap::rbx_rcx_long_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
699
a61af66fc99e Initial load
duke
parents:
diff changeset
700 // object pointer register is overwritten with field address
a61af66fc99e Initial load
duke
parents:
diff changeset
701 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
702
a61af66fc99e Initial load
duke
parents:
diff changeset
703 // generate compare-and-swap; produces zero condition if swap occurs
a61af66fc99e Initial load
duke
parents:
diff changeset
704 int value_offset = sun_misc_AtomicLongCSImpl::value_offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
705 LIR_Opr addr = obj.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
706 __ add(addr, LIR_OprFact::intConst(value_offset), addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
707 LIR_Opr t1 = LIR_OprFact::illegalOpr; // no temp needed
a61af66fc99e Initial load
duke
parents:
diff changeset
708 LIR_Opr t2 = LIR_OprFact::illegalOpr; // no temp needed
a61af66fc99e Initial load
duke
parents:
diff changeset
709 __ cas_long(addr, cmp_value.result(), new_value.result(), t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
710
a61af66fc99e Initial load
duke
parents:
diff changeset
711 // generate conditional move of boolean result
a61af66fc99e Initial load
duke
parents:
diff changeset
712 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
713 __ cmove(lir_cond_equal, LIR_OprFact::intConst(1), LIR_OprFact::intConst(0), result);
a61af66fc99e Initial load
duke
parents:
diff changeset
714 }
a61af66fc99e Initial load
duke
parents:
diff changeset
715
a61af66fc99e Initial load
duke
parents:
diff changeset
716
a61af66fc99e Initial load
duke
parents:
diff changeset
717 void LIRGenerator::do_CompareAndSwap(Intrinsic* x, ValueType* type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
718 assert(x->number_of_arguments() == 4, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
719 LIRItem obj (x->argument_at(0), this); // object
a61af66fc99e Initial load
duke
parents:
diff changeset
720 LIRItem offset(x->argument_at(1), this); // offset of field
a61af66fc99e Initial load
duke
parents:
diff changeset
721 LIRItem cmp (x->argument_at(2), this); // value to compare with field
a61af66fc99e Initial load
duke
parents:
diff changeset
722 LIRItem val (x->argument_at(3), this); // replace field with val if matches cmp
a61af66fc99e Initial load
duke
parents:
diff changeset
723
a61af66fc99e Initial load
duke
parents:
diff changeset
724 assert(obj.type()->tag() == objectTag, "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
725 assert(offset.type()->tag() == intTag, "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
726 assert(cmp.type()->tag() == type->tag(), "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
727 assert(val.type()->tag() == type->tag(), "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
728
a61af66fc99e Initial load
duke
parents:
diff changeset
729 // get address of field
a61af66fc99e Initial load
duke
parents:
diff changeset
730 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
731 offset.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
732
a61af66fc99e Initial load
duke
parents:
diff changeset
733 if (type == objectType) {
a61af66fc99e Initial load
duke
parents:
diff changeset
734 cmp.load_item_force(FrameMap::rax_oop_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
735 val.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
736 } else if (type == intType) {
a61af66fc99e Initial load
duke
parents:
diff changeset
737 cmp.load_item_force(FrameMap::rax_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
738 val.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
739 } else if (type == longType) {
a61af66fc99e Initial load
duke
parents:
diff changeset
740 cmp.load_item_force(FrameMap::rax_rdx_long_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
741 val.load_item_force(FrameMap::rbx_rcx_long_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
742 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
743 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
744 }
a61af66fc99e Initial load
duke
parents:
diff changeset
745
a61af66fc99e Initial load
duke
parents:
diff changeset
746 LIR_Opr addr = new_pointer_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
747 __ move(obj.result(), addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
748 __ add(addr, offset.result(), addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
749
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
750 if (type == objectType) { // Write-barrier needed for Object fields.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
751 // Do the pre-write barrier, if any.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
752 pre_barrier(addr, false, NULL);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
753 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
754
a61af66fc99e Initial load
duke
parents:
diff changeset
755 LIR_Opr ill = LIR_OprFact::illegalOpr; // for convenience
a61af66fc99e Initial load
duke
parents:
diff changeset
756 if (type == objectType)
a61af66fc99e Initial load
duke
parents:
diff changeset
757 __ cas_obj(addr, cmp.result(), val.result(), ill, ill);
a61af66fc99e Initial load
duke
parents:
diff changeset
758 else if (type == intType)
a61af66fc99e Initial load
duke
parents:
diff changeset
759 __ cas_int(addr, cmp.result(), val.result(), ill, ill);
a61af66fc99e Initial load
duke
parents:
diff changeset
760 else if (type == longType)
a61af66fc99e Initial load
duke
parents:
diff changeset
761 __ cas_long(addr, cmp.result(), val.result(), ill, ill);
a61af66fc99e Initial load
duke
parents:
diff changeset
762 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
763 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
764 }
a61af66fc99e Initial load
duke
parents:
diff changeset
765
a61af66fc99e Initial load
duke
parents:
diff changeset
766 // generate conditional move of boolean result
a61af66fc99e Initial load
duke
parents:
diff changeset
767 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
768 __ cmove(lir_cond_equal, LIR_OprFact::intConst(1), LIR_OprFact::intConst(0), result);
a61af66fc99e Initial load
duke
parents:
diff changeset
769 if (type == objectType) { // Write-barrier needed for Object fields.
a61af66fc99e Initial load
duke
parents:
diff changeset
770 // Seems to be precise
a61af66fc99e Initial load
duke
parents:
diff changeset
771 post_barrier(addr, val.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
772 }
a61af66fc99e Initial load
duke
parents:
diff changeset
773 }
a61af66fc99e Initial load
duke
parents:
diff changeset
774
a61af66fc99e Initial load
duke
parents:
diff changeset
775
a61af66fc99e Initial load
duke
parents:
diff changeset
776 void LIRGenerator::do_MathIntrinsic(Intrinsic* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
777 assert(x->number_of_arguments() == 1, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
778 LIRItem value(x->argument_at(0), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
779
a61af66fc99e Initial load
duke
parents:
diff changeset
780 bool use_fpu = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
781 if (UseSSE >= 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
782 switch(x->id()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
783 case vmIntrinsics::_dsin:
a61af66fc99e Initial load
duke
parents:
diff changeset
784 case vmIntrinsics::_dcos:
a61af66fc99e Initial load
duke
parents:
diff changeset
785 case vmIntrinsics::_dtan:
a61af66fc99e Initial load
duke
parents:
diff changeset
786 case vmIntrinsics::_dlog:
a61af66fc99e Initial load
duke
parents:
diff changeset
787 case vmIntrinsics::_dlog10:
a61af66fc99e Initial load
duke
parents:
diff changeset
788 use_fpu = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
789 }
a61af66fc99e Initial load
duke
parents:
diff changeset
790 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
791 value.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
792 }
a61af66fc99e Initial load
duke
parents:
diff changeset
793
a61af66fc99e Initial load
duke
parents:
diff changeset
794 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
795
a61af66fc99e Initial load
duke
parents:
diff changeset
796 LIR_Opr calc_input = value.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
797 LIR_Opr calc_result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
798
a61af66fc99e Initial load
duke
parents:
diff changeset
799 // sin and cos need two free fpu stack slots, so register two temporary operands
a61af66fc99e Initial load
duke
parents:
diff changeset
800 LIR_Opr tmp1 = FrameMap::caller_save_fpu_reg_at(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
801 LIR_Opr tmp2 = FrameMap::caller_save_fpu_reg_at(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
802
a61af66fc99e Initial load
duke
parents:
diff changeset
803 if (use_fpu) {
a61af66fc99e Initial load
duke
parents:
diff changeset
804 LIR_Opr tmp = FrameMap::fpu0_double_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
805 __ move(calc_input, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
806
a61af66fc99e Initial load
duke
parents:
diff changeset
807 calc_input = tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
808 calc_result = tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
809 tmp1 = FrameMap::caller_save_fpu_reg_at(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
810 tmp2 = FrameMap::caller_save_fpu_reg_at(2);
a61af66fc99e Initial load
duke
parents:
diff changeset
811 }
a61af66fc99e Initial load
duke
parents:
diff changeset
812
a61af66fc99e Initial load
duke
parents:
diff changeset
813 switch(x->id()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
814 case vmIntrinsics::_dabs: __ abs (calc_input, calc_result, LIR_OprFact::illegalOpr); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
815 case vmIntrinsics::_dsqrt: __ sqrt (calc_input, calc_result, LIR_OprFact::illegalOpr); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
816 case vmIntrinsics::_dsin: __ sin (calc_input, calc_result, tmp1, tmp2); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
817 case vmIntrinsics::_dcos: __ cos (calc_input, calc_result, tmp1, tmp2); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
818 case vmIntrinsics::_dtan: __ tan (calc_input, calc_result, tmp1, tmp2); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
819 case vmIntrinsics::_dlog: __ log (calc_input, calc_result, LIR_OprFact::illegalOpr); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
820 case vmIntrinsics::_dlog10: __ log10(calc_input, calc_result, LIR_OprFact::illegalOpr); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
821 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
822 }
a61af66fc99e Initial load
duke
parents:
diff changeset
823
a61af66fc99e Initial load
duke
parents:
diff changeset
824 if (use_fpu) {
a61af66fc99e Initial load
duke
parents:
diff changeset
825 __ move(calc_result, x->operand());
a61af66fc99e Initial load
duke
parents:
diff changeset
826 }
a61af66fc99e Initial load
duke
parents:
diff changeset
827 }
a61af66fc99e Initial load
duke
parents:
diff changeset
828
a61af66fc99e Initial load
duke
parents:
diff changeset
829
a61af66fc99e Initial load
duke
parents:
diff changeset
830 void LIRGenerator::do_ArrayCopy(Intrinsic* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
831 assert(x->number_of_arguments() == 5, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
832 LIRItem src(x->argument_at(0), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
833 LIRItem src_pos(x->argument_at(1), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
834 LIRItem dst(x->argument_at(2), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
835 LIRItem dst_pos(x->argument_at(3), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
836 LIRItem length(x->argument_at(4), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
837
a61af66fc99e Initial load
duke
parents:
diff changeset
838 // operands for arraycopy must use fixed registers, otherwise
a61af66fc99e Initial load
duke
parents:
diff changeset
839 // LinearScan will fail allocation (because arraycopy always needs a
a61af66fc99e Initial load
duke
parents:
diff changeset
840 // call)
a61af66fc99e Initial load
duke
parents:
diff changeset
841 src.load_item_force (FrameMap::rcx_oop_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
842 src_pos.load_item_force (FrameMap::rdx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
843 dst.load_item_force (FrameMap::rax_oop_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
844 dst_pos.load_item_force (FrameMap::rbx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
845 length.load_item_force (FrameMap::rdi_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
846 LIR_Opr tmp = (FrameMap::rsi_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
847 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
848
a61af66fc99e Initial load
duke
parents:
diff changeset
849 int flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
850 ciArrayKlass* expected_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
851 arraycopy_helper(x, &flags, &expected_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
852
a61af66fc99e Initial load
duke
parents:
diff changeset
853 CodeEmitInfo* info = state_for(x, x->state()); // we may want to have stack (deoptimization?)
a61af66fc99e Initial load
duke
parents:
diff changeset
854 __ arraycopy(src.result(), src_pos.result(), dst.result(), dst_pos.result(), length.result(), tmp, expected_type, flags, info); // does add_safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
855 }
a61af66fc99e Initial load
duke
parents:
diff changeset
856
a61af66fc99e Initial load
duke
parents:
diff changeset
857
a61af66fc99e Initial load
duke
parents:
diff changeset
858 // _i2l, _i2f, _i2d, _l2i, _l2f, _l2d, _f2i, _f2l, _f2d, _d2i, _d2l, _d2f
a61af66fc99e Initial load
duke
parents:
diff changeset
859 // _i2b, _i2c, _i2s
a61af66fc99e Initial load
duke
parents:
diff changeset
860 LIR_Opr fixed_register_for(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
861 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
862 case T_FLOAT: return FrameMap::fpu0_float_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
863 case T_DOUBLE: return FrameMap::fpu0_double_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
864 case T_INT: return FrameMap::rax_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
865 case T_LONG: return FrameMap::rax_rdx_long_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
866 default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
867 }
a61af66fc99e Initial load
duke
parents:
diff changeset
868 }
a61af66fc99e Initial load
duke
parents:
diff changeset
869
a61af66fc99e Initial load
duke
parents:
diff changeset
870 void LIRGenerator::do_Convert(Convert* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
871 // flags that vary for the different operations and different SSE-settings
a61af66fc99e Initial load
duke
parents:
diff changeset
872 bool fixed_input, fixed_result, round_result, needs_stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
873
a61af66fc99e Initial load
duke
parents:
diff changeset
874 switch (x->op()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
875 case Bytecodes::_i2l: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
876 case Bytecodes::_l2i: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
877 case Bytecodes::_i2b: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
878 case Bytecodes::_i2c: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
879 case Bytecodes::_i2s: fixed_input = false; fixed_result = false; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
880
a61af66fc99e Initial load
duke
parents:
diff changeset
881 case Bytecodes::_f2d: fixed_input = UseSSE == 1; fixed_result = false; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
882 case Bytecodes::_d2f: fixed_input = false; fixed_result = UseSSE == 1; round_result = UseSSE < 1; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
883 case Bytecodes::_i2f: fixed_input = false; fixed_result = false; round_result = UseSSE < 1; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
884 case Bytecodes::_i2d: fixed_input = false; fixed_result = false; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
885 case Bytecodes::_f2i: fixed_input = false; fixed_result = false; round_result = false; needs_stub = true; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
886 case Bytecodes::_d2i: fixed_input = false; fixed_result = false; round_result = false; needs_stub = true; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
887 case Bytecodes::_l2f: fixed_input = false; fixed_result = UseSSE >= 1; round_result = UseSSE < 1; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
888 case Bytecodes::_l2d: fixed_input = false; fixed_result = UseSSE >= 2; round_result = UseSSE < 2; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
889 case Bytecodes::_f2l: fixed_input = true; fixed_result = true; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
890 case Bytecodes::_d2l: fixed_input = true; fixed_result = true; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
891 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
892 }
a61af66fc99e Initial load
duke
parents:
diff changeset
893
a61af66fc99e Initial load
duke
parents:
diff changeset
894 LIRItem value(x->value(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
895 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
896 LIR_Opr input = value.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
897 LIR_Opr result = rlock(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
898
a61af66fc99e Initial load
duke
parents:
diff changeset
899 // arguments of lir_convert
a61af66fc99e Initial load
duke
parents:
diff changeset
900 LIR_Opr conv_input = input;
a61af66fc99e Initial load
duke
parents:
diff changeset
901 LIR_Opr conv_result = result;
a61af66fc99e Initial load
duke
parents:
diff changeset
902 ConversionStub* stub = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
903
a61af66fc99e Initial load
duke
parents:
diff changeset
904 if (fixed_input) {
a61af66fc99e Initial load
duke
parents:
diff changeset
905 conv_input = fixed_register_for(input->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
906 __ move(input, conv_input);
a61af66fc99e Initial load
duke
parents:
diff changeset
907 }
a61af66fc99e Initial load
duke
parents:
diff changeset
908
a61af66fc99e Initial load
duke
parents:
diff changeset
909 assert(fixed_result == false || round_result == false, "cannot set both");
a61af66fc99e Initial load
duke
parents:
diff changeset
910 if (fixed_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
911 conv_result = fixed_register_for(result->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
912 } else if (round_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
913 result = new_register(result->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
914 set_vreg_flag(result, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
915 }
a61af66fc99e Initial load
duke
parents:
diff changeset
916
a61af66fc99e Initial load
duke
parents:
diff changeset
917 if (needs_stub) {
a61af66fc99e Initial load
duke
parents:
diff changeset
918 stub = new ConversionStub(x->op(), conv_input, conv_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
919 }
a61af66fc99e Initial load
duke
parents:
diff changeset
920
a61af66fc99e Initial load
duke
parents:
diff changeset
921 __ convert(x->op(), conv_input, conv_result, stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
922
a61af66fc99e Initial load
duke
parents:
diff changeset
923 if (result != conv_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
924 __ move(conv_result, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
925 }
a61af66fc99e Initial load
duke
parents:
diff changeset
926
a61af66fc99e Initial load
duke
parents:
diff changeset
927 assert(result->is_virtual(), "result must be virtual register");
a61af66fc99e Initial load
duke
parents:
diff changeset
928 set_result(x, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
929 }
a61af66fc99e Initial load
duke
parents:
diff changeset
930
a61af66fc99e Initial load
duke
parents:
diff changeset
931
a61af66fc99e Initial load
duke
parents:
diff changeset
932 void LIRGenerator::do_NewInstance(NewInstance* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
933 if (PrintNotLoaded && !x->klass()->is_loaded()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
934 tty->print_cr(" ###class not loaded at new bci %d", x->bci());
a61af66fc99e Initial load
duke
parents:
diff changeset
935 }
a61af66fc99e Initial load
duke
parents:
diff changeset
936 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
937 LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
938 LIR_Opr klass_reg = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
939 new_instance(reg, x->klass(),
a61af66fc99e Initial load
duke
parents:
diff changeset
940 FrameMap::rcx_oop_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
941 FrameMap::rdi_oop_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
942 FrameMap::rsi_oop_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
943 LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
944 FrameMap::rdx_oop_opr, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
945 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
946 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
947 }
a61af66fc99e Initial load
duke
parents:
diff changeset
948
a61af66fc99e Initial load
duke
parents:
diff changeset
949
a61af66fc99e Initial load
duke
parents:
diff changeset
950 void LIRGenerator::do_NewTypeArray(NewTypeArray* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
951 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
952
a61af66fc99e Initial load
duke
parents:
diff changeset
953 LIRItem length(x->length(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
954 length.load_item_force(FrameMap::rbx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
955
a61af66fc99e Initial load
duke
parents:
diff changeset
956 LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
957 LIR_Opr tmp1 = FrameMap::rcx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
958 LIR_Opr tmp2 = FrameMap::rsi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
959 LIR_Opr tmp3 = FrameMap::rdi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
960 LIR_Opr tmp4 = reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
961 LIR_Opr klass_reg = FrameMap::rdx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
962 LIR_Opr len = length.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
963 BasicType elem_type = x->elt_type();
a61af66fc99e Initial load
duke
parents:
diff changeset
964
a61af66fc99e Initial load
duke
parents:
diff changeset
965 __ oop2reg(ciTypeArrayKlass::make(elem_type)->encoding(), klass_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
966
a61af66fc99e Initial load
duke
parents:
diff changeset
967 CodeStub* slow_path = new NewTypeArrayStub(klass_reg, len, reg, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
968 __ allocate_array(reg, len, tmp1, tmp2, tmp3, tmp4, elem_type, klass_reg, slow_path);
a61af66fc99e Initial load
duke
parents:
diff changeset
969
a61af66fc99e Initial load
duke
parents:
diff changeset
970 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
971 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
972 }
a61af66fc99e Initial load
duke
parents:
diff changeset
973
a61af66fc99e Initial load
duke
parents:
diff changeset
974
a61af66fc99e Initial load
duke
parents:
diff changeset
975 void LIRGenerator::do_NewObjectArray(NewObjectArray* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
976 LIRItem length(x->length(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
977 // in case of patching (i.e., object class is not yet loaded), we need to reexecute the instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
978 // and therefore provide the state before the parameters have been consumed
a61af66fc99e Initial load
duke
parents:
diff changeset
979 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
980 if (!x->klass()->is_loaded() || PatchALot) {
a61af66fc99e Initial load
duke
parents:
diff changeset
981 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
982 }
a61af66fc99e Initial load
duke
parents:
diff changeset
983
a61af66fc99e Initial load
duke
parents:
diff changeset
984 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
985
a61af66fc99e Initial load
duke
parents:
diff changeset
986 const LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
987 LIR_Opr tmp1 = FrameMap::rcx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
988 LIR_Opr tmp2 = FrameMap::rsi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
989 LIR_Opr tmp3 = FrameMap::rdi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
990 LIR_Opr tmp4 = reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
991 LIR_Opr klass_reg = FrameMap::rdx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
992
a61af66fc99e Initial load
duke
parents:
diff changeset
993 length.load_item_force(FrameMap::rbx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
994 LIR_Opr len = length.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
995
a61af66fc99e Initial load
duke
parents:
diff changeset
996 CodeStub* slow_path = new NewObjectArrayStub(klass_reg, len, reg, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
997 ciObject* obj = (ciObject*) ciObjArrayKlass::make(x->klass());
a61af66fc99e Initial load
duke
parents:
diff changeset
998 if (obj == ciEnv::unloaded_ciobjarrayklass()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
999 BAILOUT("encountered unloaded_ciobjarrayklass due to out of memory error");
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 jobject2reg_with_patching(klass_reg, obj, patching_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 __ allocate_array(reg, len, tmp1, tmp2, tmp3, tmp4, T_OBJECT, klass_reg, slow_path);
a61af66fc99e Initial load
duke
parents:
diff changeset
1003
a61af66fc99e Initial load
duke
parents:
diff changeset
1004 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1005 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1006 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1007
a61af66fc99e Initial load
duke
parents:
diff changeset
1008
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 void LIRGenerator::do_NewMultiArray(NewMultiArray* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 Values* dims = x->dims();
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 int i = dims->length();
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 LIRItemList* items = new LIRItemList(dims->length(), NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 while (i-- > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 LIRItem* size = new LIRItem(dims->at(i), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 items->at_put(i, size);
a61af66fc99e Initial load
duke
parents:
diff changeset
1016 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1017
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 // need to get the info before, as the items may become invalid through item_free
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 if (!x->klass()->is_loaded() || PatchALot) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
1022
a61af66fc99e Initial load
duke
parents:
diff changeset
1023 // cannot re-use same xhandlers for multiple CodeEmitInfos, so
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 // clone all handlers.
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 x->set_exception_handlers(new XHandlers(x->exception_handlers()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1027
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
1029
a61af66fc99e Initial load
duke
parents:
diff changeset
1030 i = dims->length();
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 while (i-- > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1032 LIRItem* size = items->at(i);
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 size->load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
1034
a61af66fc99e Initial load
duke
parents:
diff changeset
1035 store_stack_parameter(size->result(), in_ByteSize(i*4));
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1037
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
1039 jobject2reg_with_patching(reg, x->klass(), patching_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1040
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 LIR_Opr rank = FrameMap::rbx_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 __ move(LIR_OprFact::intConst(x->rank()), rank);
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 LIR_Opr varargs = FrameMap::rcx_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 __ move(FrameMap::rsp_opr, varargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 LIR_OprList* args = new LIR_OprList(3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 args->append(reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 args->append(rank);
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 args->append(varargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 __ call_runtime(Runtime1::entry_for(Runtime1::new_multi_array_id),
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 reg, args, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1052
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1056
a61af66fc99e Initial load
duke
parents:
diff changeset
1057
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 void LIRGenerator::do_BlockBegin(BlockBegin* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 // nothing to do for now
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1061
a61af66fc99e Initial load
duke
parents:
diff changeset
1062
a61af66fc99e Initial load
duke
parents:
diff changeset
1063 void LIRGenerator::do_CheckCast(CheckCast* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1065
a61af66fc99e Initial load
duke
parents:
diff changeset
1066 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 if (!x->klass()->is_loaded() || (PatchALot && !x->is_incompatible_class_change_check())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1068 // must do this before locking the destination register as an oop register,
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 // and before the obj is loaded (the latter is for deoptimization)
a61af66fc99e Initial load
duke
parents:
diff changeset
1070 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1073
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 // info for exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 CodeEmitInfo* info_for_exception = state_for(x, x->state()->copy_locks());
a61af66fc99e Initial load
duke
parents:
diff changeset
1076
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 CodeStub* stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 if (x->is_incompatible_class_change_check()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 assert(patching_info == NULL, "can't patch this");
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 stub = new SimpleExceptionStub(Runtime1::throw_incompatible_class_change_error_id, LIR_OprFact::illegalOpr, info_for_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 stub = new SimpleExceptionStub(Runtime1::throw_class_cast_exception_id, obj.result(), info_for_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 __ checkcast(reg, obj.result(), x->klass(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 new_register(objectType), new_register(objectType),
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 !x->klass()->is_loaded() ? new_register(objectType) : LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 x->direct_compare(), info_for_exception, patching_info, stub,
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 x->profiled_method(), x->profiled_bci());
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1091
a61af66fc99e Initial load
duke
parents:
diff changeset
1092
a61af66fc99e Initial load
duke
parents:
diff changeset
1093 void LIRGenerator::do_InstanceOf(InstanceOf* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1095
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 // result and test object may not be in same register
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 if ((!x->klass()->is_loaded() || PatchALot)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 // must do this before locking the destination register as an oop register
a61af66fc99e Initial load
duke
parents:
diff changeset
1101 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 LIR_Opr tmp = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 __ instanceof(reg, obj.result(), x->klass(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 tmp, new_register(objectType), LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 x->direct_compare(), patching_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1109
a61af66fc99e Initial load
duke
parents:
diff changeset
1110
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 void LIRGenerator::do_If(If* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 assert(x->number_of_sux() == 2, "inconsistency");
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 ValueTag tag = x->x()->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 bool is_safepoint = x->is_safepoint();
a61af66fc99e Initial load
duke
parents:
diff changeset
1115
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 If::Condition cond = x->cond();
a61af66fc99e Initial load
duke
parents:
diff changeset
1117
a61af66fc99e Initial load
duke
parents:
diff changeset
1118 LIRItem xitem(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 LIRItem yitem(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 LIRItem* xin = &xitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 LIRItem* yin = &yitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1122
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 if (tag == longTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 // for longs, only conditions "eql", "neq", "lss", "geq" are valid;
a61af66fc99e Initial load
duke
parents:
diff changeset
1125 // mirror for other conditions
a61af66fc99e Initial load
duke
parents:
diff changeset
1126 if (cond == If::gtr || cond == If::leq) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 cond = Instruction::mirror(cond);
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 xin = &yitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1129 yin = &xitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 xin->set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1133 xin->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1134 if (tag == longTag && yin->is_constant() && yin->get_jlong_constant() == 0 && (cond == If::eql || cond == If::neq)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 // inline long zero
a61af66fc99e Initial load
duke
parents:
diff changeset
1136 yin->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1137 } else if (tag == longTag || tag == floatTag || tag == doubleTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 // longs cannot handle constants at right side
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 yin->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 yin->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1143
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 // add safepoint before generating condition code so it can be recomputed
a61af66fc99e Initial load
duke
parents:
diff changeset
1145 if (x->is_safepoint()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 // increment backedge counter if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 increment_backedge_counter(state_for(x, x->state_before()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1148
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 __ safepoint(LIR_OprFact::illegalOpr, state_for(x, x->state_before()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1152
a61af66fc99e Initial load
duke
parents:
diff changeset
1153 LIR_Opr left = xin->result();
a61af66fc99e Initial load
duke
parents:
diff changeset
1154 LIR_Opr right = yin->result();
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 __ cmp(lir_cond(cond), left, right);
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 profile_branch(x, cond);
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 move_to_phi(x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 if (x->x()->type()->is_float_kind()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 __ branch(lir_cond(cond), right->type(), x->tsux(), x->usux());
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 __ branch(lir_cond(cond), right->type(), x->tsux());
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 assert(x->default_sux() == x->fsux(), "wrong destination above");
a61af66fc99e Initial load
duke
parents:
diff changeset
1164 __ jump(x->default_sux());
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1166
a61af66fc99e Initial load
duke
parents:
diff changeset
1167
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 LIR_Opr LIRGenerator::getThreadPointer() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 LIR_Opr result = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
1170 __ get_thread(result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 return result;
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1173
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 void LIRGenerator::trace_block_entry(BlockBegin* block) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1175 store_stack_parameter(LIR_OprFact::intConst(block->block_id()), in_ByteSize(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 LIR_OprList* args = new LIR_OprList();
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 address func = CAST_FROM_FN_PTR(address, Runtime1::trace_block_entry);
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 __ call_runtime_leaf(func, LIR_OprFact::illegalOpr, LIR_OprFact::illegalOpr, args);
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1180
a61af66fc99e Initial load
duke
parents:
diff changeset
1181
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 void LIRGenerator::volatile_field_store(LIR_Opr value, LIR_Address* address,
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 if (address->type() == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 address = new LIR_Address(address->base(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 address->index(), address->scale(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 address->disp(), T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 // Transfer the value atomically by using FP moves. This means
a61af66fc99e Initial load
duke
parents:
diff changeset
1189 // the value has to be moved between CPU and FPU registers. It
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 // always has to be moved through spill slot since there's no
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 // quick way to pack the value into an SSE register.
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 LIR_Opr temp_double = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 LIR_Opr spill = new_register(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 set_vreg_flag(spill, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1195 __ move(value, spill);
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 __ volatile_move(spill, temp_double, T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 __ volatile_move(temp_double, LIR_OprFact::address(address), T_LONG, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1199 __ store(value, address, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1202
a61af66fc99e Initial load
duke
parents:
diff changeset
1203
a61af66fc99e Initial load
duke
parents:
diff changeset
1204
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 void LIRGenerator::volatile_field_load(LIR_Address* address, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 if (address->type() == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1208 address = new LIR_Address(address->base(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1209 address->index(), address->scale(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1210 address->disp(), T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1211 // Transfer the value atomically by using FP moves. This means
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 // the value has to be moved between CPU and FPU registers. In
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 // SSE0 and SSE1 mode it has to be moved through spill slot but in
a61af66fc99e Initial load
duke
parents:
diff changeset
1214 // SSE2+ mode it can be moved directly.
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 LIR_Opr temp_double = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1216 __ volatile_move(LIR_OprFact::address(address), temp_double, T_LONG, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 __ volatile_move(temp_double, result, T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 if (UseSSE < 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 // no spill slot needed in SSE2 mode because xmm->cpu register move is possible
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 set_vreg_flag(result, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 __ load(address, result, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1226
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 void LIRGenerator::get_Object_unsafe(LIR_Opr dst, LIR_Opr src, LIR_Opr offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 BasicType type, bool is_volatile) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1229 if (is_volatile && type == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1230 LIR_Address* addr = new LIR_Address(src, offset, T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1231 LIR_Opr tmp = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 __ load(addr, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1233 LIR_Opr spill = new_register(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 set_vreg_flag(spill, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 __ move(tmp, spill);
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 __ move(spill, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 LIR_Address* addr = new LIR_Address(src, offset, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 __ load(addr, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1242
a61af66fc99e Initial load
duke
parents:
diff changeset
1243
a61af66fc99e Initial load
duke
parents:
diff changeset
1244 void LIRGenerator::put_Object_unsafe(LIR_Opr src, LIR_Opr offset, LIR_Opr data,
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 BasicType type, bool is_volatile) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 if (is_volatile && type == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1247 LIR_Address* addr = new LIR_Address(src, offset, T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 LIR_Opr tmp = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 LIR_Opr spill = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 set_vreg_flag(spill, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1251 __ move(data, spill);
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 __ move(spill, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1253 __ move(tmp, addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 LIR_Address* addr = new LIR_Address(src, offset, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 bool is_obj = (type == T_ARRAY || type == T_OBJECT);
a61af66fc99e Initial load
duke
parents:
diff changeset
1257 if (is_obj) {
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
1258 // Do the pre-write barrier, if any.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
1259 pre_barrier(LIR_OprFact::address(addr), false, NULL);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 __ move(data, addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 assert(src->is_register(), "must be register");
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 // Seems to be a precise address
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 post_barrier(LIR_OprFact::address(addr), data);
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 __ move(data, addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1266 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1268 }