Mercurial > hg > graal-jvmci-8
annotate src/cpu/x86/vm/vm_version_x86.hpp @ 14704:b51e29501f30
Merged with jdk9/dev/hotspot changeset 9486a41de3b7
author | twisti |
---|---|
date | Tue, 18 Mar 2014 20:19:10 -0700 |
parents | eefb0224149d 9e9af3aa4278 |
children | 92aa6797d639 |
rev | line source |
---|---|
585 | 1 /* |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
7474
diff
changeset
|
2 * Copyright (c) 1997, 2013, Oracle and/or its affiliates. All rights reserved. |
585 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
775
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
775
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
775
diff
changeset
|
21 * questions. |
585 | 22 * |
23 */ | |
24 | |
1972 | 25 #ifndef CPU_X86_VM_VM_VERSION_X86_HPP |
26 #define CPU_X86_VM_VM_VERSION_X86_HPP | |
27 | |
28 #include "runtime/globals_extension.hpp" | |
29 #include "runtime/vm_version.hpp" | |
30 | |
585 | 31 class VM_Version : public Abstract_VM_Version { |
13517
eefb0224149d
derive CPUFeatures from VM_Version::_cpuFeatures
Tom Rodriguez <tom.rodriguez@oracle.com>
parents:
11173
diff
changeset
|
32 friend class VMStructs; |
585 | 33 public: |
34 // cpuid result register layouts. These are all unions of a uint32_t | |
35 // (in case anyone wants access to the register as a whole) and a bitfield. | |
36 | |
37 union StdCpuid1Eax { | |
38 uint32_t value; | |
39 struct { | |
40 uint32_t stepping : 4, | |
41 model : 4, | |
42 family : 4, | |
43 proc_type : 2, | |
44 : 2, | |
45 ext_model : 4, | |
46 ext_family : 8, | |
47 : 4; | |
48 } bits; | |
49 }; | |
50 | |
51 union StdCpuid1Ebx { // example, unused | |
52 uint32_t value; | |
53 struct { | |
54 uint32_t brand_id : 8, | |
55 clflush_size : 8, | |
56 threads_per_cpu : 8, | |
57 apic_id : 8; | |
58 } bits; | |
59 }; | |
60 | |
61 union StdCpuid1Ecx { | |
62 uint32_t value; | |
63 struct { | |
64 uint32_t sse3 : 1, | |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
7474
diff
changeset
|
65 clmul : 1, |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
7474
diff
changeset
|
66 : 1, |
585 | 67 monitor : 1, |
68 : 1, | |
69 vmx : 1, | |
70 : 1, | |
71 est : 1, | |
72 : 1, | |
73 ssse3 : 1, | |
74 cid : 1, | |
75 : 2, | |
76 cmpxchg16: 1, | |
77 : 4, | |
78 dca : 1, | |
79 sse4_1 : 1, | |
80 sse4_2 : 1, | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
585
diff
changeset
|
81 : 2, |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
585
diff
changeset
|
82 popcnt : 1, |
6894 | 83 : 1, |
84 aes : 1, | |
85 : 1, | |
4759 | 86 osxsave : 1, |
87 avx : 1, | |
88 : 3; | |
585 | 89 } bits; |
90 }; | |
91 | |
92 union StdCpuid1Edx { | |
93 uint32_t value; | |
94 struct { | |
95 uint32_t : 4, | |
96 tsc : 1, | |
97 : 3, | |
98 cmpxchg8 : 1, | |
99 : 6, | |
100 cmov : 1, | |
3787
6ae7a1561b53
6990015: Incorrect Icache line size is used for 64 bit x86
kvn
parents:
2479
diff
changeset
|
101 : 3, |
6ae7a1561b53
6990015: Incorrect Icache line size is used for 64 bit x86
kvn
parents:
2479
diff
changeset
|
102 clflush : 1, |
6ae7a1561b53
6990015: Incorrect Icache line size is used for 64 bit x86
kvn
parents:
2479
diff
changeset
|
103 : 3, |
585 | 104 mmx : 1, |
105 fxsr : 1, | |
106 sse : 1, | |
107 sse2 : 1, | |
108 : 1, | |
109 ht : 1, | |
110 : 3; | |
111 } bits; | |
112 }; | |
113 | |
114 union DcpCpuid4Eax { | |
115 uint32_t value; | |
116 struct { | |
117 uint32_t cache_type : 5, | |
118 : 21, | |
119 cores_per_cpu : 6; | |
120 } bits; | |
121 }; | |
122 | |
123 union DcpCpuid4Ebx { | |
124 uint32_t value; | |
125 struct { | |
126 uint32_t L1_line_size : 12, | |
127 partitions : 10, | |
128 associativity : 10; | |
129 } bits; | |
130 }; | |
131 | |
1622 | 132 union TplCpuidBEbx { |
133 uint32_t value; | |
134 struct { | |
135 uint32_t logical_cpus : 16, | |
136 : 16; | |
137 } bits; | |
138 }; | |
139 | |
585 | 140 union ExtCpuid1Ecx { |
141 uint32_t value; | |
142 struct { | |
143 uint32_t LahfSahf : 1, | |
144 CmpLegacy : 1, | |
14693
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
145 : 3, |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
146 lzcnt_intel : 1, |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
147 lzcnt : 1, |
585 | 148 sse4a : 1, |
149 misalignsse : 1, | |
150 prefetchw : 1, | |
151 : 22; | |
152 } bits; | |
153 }; | |
154 | |
155 union ExtCpuid1Edx { | |
156 uint32_t value; | |
157 struct { | |
158 uint32_t : 22, | |
159 mmx_amd : 1, | |
160 mmx : 1, | |
161 fxsr : 1, | |
162 : 4, | |
163 long_mode : 1, | |
164 tdnow2 : 1, | |
165 tdnow : 1; | |
166 } bits; | |
167 }; | |
168 | |
169 union ExtCpuid5Ex { | |
170 uint32_t value; | |
171 struct { | |
172 uint32_t L1_line_size : 8, | |
173 L1_tag_lines : 8, | |
174 L1_assoc : 8, | |
175 L1_size : 8; | |
176 } bits; | |
177 }; | |
178 | |
4771 | 179 union ExtCpuid7Edx { |
180 uint32_t value; | |
181 struct { | |
182 uint32_t : 8, | |
183 tsc_invariance : 1, | |
184 : 23; | |
185 } bits; | |
186 }; | |
187 | |
585 | 188 union ExtCpuid8Ecx { |
189 uint32_t value; | |
190 struct { | |
191 uint32_t cores_per_cpu : 8, | |
192 : 24; | |
193 } bits; | |
194 }; | |
195 | |
4759 | 196 union SefCpuid7Eax { |
197 uint32_t value; | |
198 }; | |
199 | |
200 union SefCpuid7Ebx { | |
201 uint32_t value; | |
202 struct { | |
203 uint32_t fsgsbase : 1, | |
204 : 2, | |
205 bmi1 : 1, | |
206 : 1, | |
207 avx2 : 1, | |
208 : 2, | |
209 bmi2 : 1, | |
7474
00af3a3a8df4
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
6894
diff
changeset
|
210 erms : 1, |
00af3a3a8df4
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
6894
diff
changeset
|
211 : 22; |
4759 | 212 } bits; |
213 }; | |
214 | |
215 union XemXcr0Eax { | |
216 uint32_t value; | |
217 struct { | |
218 uint32_t x87 : 1, | |
219 sse : 1, | |
220 ymm : 1, | |
221 : 29; | |
222 } bits; | |
223 }; | |
224 | |
585 | 225 protected: |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
226 static int _cpu; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
227 static int _model; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
228 static int _stepping; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
229 static int _cpuFeatures; // features returned by the "cpuid" instruction |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
230 // 0 if this instruction is not available |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
231 static const char* _features_str; |
585 | 232 |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
233 enum { |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
234 CPU_CX8 = (1 << 0), // next bits are from cpuid 1 (EDX) |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
235 CPU_CMOV = (1 << 1), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
236 CPU_FXSR = (1 << 2), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
237 CPU_HT = (1 << 3), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
238 CPU_MMX = (1 << 4), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
239 CPU_3DNOW_PREFETCH = (1 << 5), // Processor supports 3dnow prefetch and prefetchw instructions |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
240 // may not necessarily support other 3dnow instructions |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
241 CPU_SSE = (1 << 6), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
242 CPU_SSE2 = (1 << 7), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
243 CPU_SSE3 = (1 << 8), // SSE3 comes from cpuid 1 (ECX) |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
244 CPU_SSSE3 = (1 << 9), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
245 CPU_SSE4A = (1 << 10), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
246 CPU_SSE4_1 = (1 << 11), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
247 CPU_SSE4_2 = (1 << 12), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
248 CPU_POPCNT = (1 << 13), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
249 CPU_LZCNT = (1 << 14), |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
250 CPU_TSC = (1 << 15), |
4771 | 251 CPU_TSCINV = (1 << 16), |
252 CPU_AVX = (1 << 17), | |
6894 | 253 CPU_AVX2 = (1 << 18), |
7474
00af3a3a8df4
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
6894
diff
changeset
|
254 CPU_AES = (1 << 19), |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
7474
diff
changeset
|
255 CPU_ERMS = (1 << 20), // enhanced 'rep movsb/stosb' instructions |
14693
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
256 CPU_CLMUL = (1 << 21), // carryless multiply for CRC |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
257 CPU_BMI1 = (1 << 22), |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
258 CPU_BMI2 = (1 << 23) |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
259 } cpuFeatureFlags; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
260 |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
261 enum { |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
262 // AMD |
4933
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
263 CPU_FAMILY_AMD_11H = 0x11, |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
264 // Intel |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
265 CPU_FAMILY_INTEL_CORE = 6, |
4933
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
266 CPU_MODEL_NEHALEM = 0x1e, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
267 CPU_MODEL_NEHALEM_EP = 0x1a, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
268 CPU_MODEL_NEHALEM_EX = 0x2e, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
269 CPU_MODEL_WESTMERE = 0x25, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
270 CPU_MODEL_WESTMERE_EP = 0x2c, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
271 CPU_MODEL_WESTMERE_EX = 0x2f, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
272 CPU_MODEL_SANDYBRIDGE = 0x2a, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
273 CPU_MODEL_SANDYBRIDGE_EP = 0x2d, |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
274 CPU_MODEL_IVYBRIDGE_EP = 0x3a |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
275 } cpuExtendedFamily; |
585 | 276 |
277 // cpuid information block. All info derived from executing cpuid with | |
278 // various function numbers is stored here. Intel and AMD info is | |
279 // merged in this block: accessor methods disentangle it. | |
280 // | |
281 // The info block is laid out in subblocks of 4 dwords corresponding to | |
282 // eax, ebx, ecx and edx, whether or not they contain anything useful. | |
283 struct CpuidInfo { | |
284 // cpuid function 0 | |
285 uint32_t std_max_function; | |
286 uint32_t std_vendor_name_0; | |
287 uint32_t std_vendor_name_1; | |
288 uint32_t std_vendor_name_2; | |
289 | |
290 // cpuid function 1 | |
291 StdCpuid1Eax std_cpuid1_eax; | |
292 StdCpuid1Ebx std_cpuid1_ebx; | |
293 StdCpuid1Ecx std_cpuid1_ecx; | |
294 StdCpuid1Edx std_cpuid1_edx; | |
295 | |
296 // cpuid function 4 (deterministic cache parameters) | |
297 DcpCpuid4Eax dcp_cpuid4_eax; | |
298 DcpCpuid4Ebx dcp_cpuid4_ebx; | |
299 uint32_t dcp_cpuid4_ecx; // unused currently | |
300 uint32_t dcp_cpuid4_edx; // unused currently | |
301 | |
4759 | 302 // cpuid function 7 (structured extended features) |
303 SefCpuid7Eax sef_cpuid7_eax; | |
304 SefCpuid7Ebx sef_cpuid7_ebx; | |
305 uint32_t sef_cpuid7_ecx; // unused currently | |
306 uint32_t sef_cpuid7_edx; // unused currently | |
307 | |
1622 | 308 // cpuid function 0xB (processor topology) |
309 // ecx = 0 | |
310 uint32_t tpl_cpuidB0_eax; | |
311 TplCpuidBEbx tpl_cpuidB0_ebx; | |
312 uint32_t tpl_cpuidB0_ecx; // unused currently | |
313 uint32_t tpl_cpuidB0_edx; // unused currently | |
314 | |
315 // ecx = 1 | |
316 uint32_t tpl_cpuidB1_eax; | |
317 TplCpuidBEbx tpl_cpuidB1_ebx; | |
318 uint32_t tpl_cpuidB1_ecx; // unused currently | |
319 uint32_t tpl_cpuidB1_edx; // unused currently | |
320 | |
321 // ecx = 2 | |
322 uint32_t tpl_cpuidB2_eax; | |
323 TplCpuidBEbx tpl_cpuidB2_ebx; | |
324 uint32_t tpl_cpuidB2_ecx; // unused currently | |
325 uint32_t tpl_cpuidB2_edx; // unused currently | |
326 | |
585 | 327 // cpuid function 0x80000000 // example, unused |
328 uint32_t ext_max_function; | |
329 uint32_t ext_vendor_name_0; | |
330 uint32_t ext_vendor_name_1; | |
331 uint32_t ext_vendor_name_2; | |
332 | |
333 // cpuid function 0x80000001 | |
334 uint32_t ext_cpuid1_eax; // reserved | |
335 uint32_t ext_cpuid1_ebx; // reserved | |
336 ExtCpuid1Ecx ext_cpuid1_ecx; | |
337 ExtCpuid1Edx ext_cpuid1_edx; | |
338 | |
339 // cpuid functions 0x80000002 thru 0x80000004: example, unused | |
340 uint32_t proc_name_0, proc_name_1, proc_name_2, proc_name_3; | |
341 uint32_t proc_name_4, proc_name_5, proc_name_6, proc_name_7; | |
342 uint32_t proc_name_8, proc_name_9, proc_name_10,proc_name_11; | |
343 | |
4933
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
344 // cpuid function 0x80000005 // AMD L1, Intel reserved |
585 | 345 uint32_t ext_cpuid5_eax; // unused currently |
346 uint32_t ext_cpuid5_ebx; // reserved | |
347 ExtCpuid5Ex ext_cpuid5_ecx; // L1 data cache info (AMD) | |
348 ExtCpuid5Ex ext_cpuid5_edx; // L1 instruction cache info (AMD) | |
349 | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
350 // cpuid function 0x80000007 |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
351 uint32_t ext_cpuid7_eax; // reserved |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
352 uint32_t ext_cpuid7_ebx; // reserved |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
353 uint32_t ext_cpuid7_ecx; // reserved |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
354 ExtCpuid7Edx ext_cpuid7_edx; // tscinv |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
355 |
585 | 356 // cpuid function 0x80000008 |
357 uint32_t ext_cpuid8_eax; // unused currently | |
358 uint32_t ext_cpuid8_ebx; // reserved | |
359 ExtCpuid8Ecx ext_cpuid8_ecx; | |
360 uint32_t ext_cpuid8_edx; // reserved | |
4759 | 361 |
362 // extended control register XCR0 (the XFEATURE_ENABLED_MASK register) | |
363 XemXcr0Eax xem_xcr0_eax; | |
364 uint32_t xem_xcr0_edx; // reserved | |
585 | 365 }; |
366 | |
367 // The actual cpuid info block | |
368 static CpuidInfo _cpuid_info; | |
369 | |
370 // Extractors and predicates | |
371 static uint32_t extended_cpu_family() { | |
372 uint32_t result = _cpuid_info.std_cpuid1_eax.bits.family; | |
373 result += _cpuid_info.std_cpuid1_eax.bits.ext_family; | |
374 return result; | |
375 } | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
376 |
585 | 377 static uint32_t extended_cpu_model() { |
378 uint32_t result = _cpuid_info.std_cpuid1_eax.bits.model; | |
379 result |= _cpuid_info.std_cpuid1_eax.bits.ext_model << 4; | |
380 return result; | |
381 } | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
382 |
585 | 383 static uint32_t cpu_stepping() { |
384 uint32_t result = _cpuid_info.std_cpuid1_eax.bits.stepping; | |
385 return result; | |
386 } | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
387 |
585 | 388 static uint logical_processor_count() { |
389 uint result = threads_per_core(); | |
390 return result; | |
391 } | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
392 |
585 | 393 static uint32_t feature_flags() { |
394 uint32_t result = 0; | |
395 if (_cpuid_info.std_cpuid1_edx.bits.cmpxchg8 != 0) | |
396 result |= CPU_CX8; | |
397 if (_cpuid_info.std_cpuid1_edx.bits.cmov != 0) | |
398 result |= CPU_CMOV; | |
1789
a83b0246bb77
6934483: GCC 4.5 errors "suggest parentheses around something..." when compiling with -Werror and -Wall
twisti
parents:
1647
diff
changeset
|
399 if (_cpuid_info.std_cpuid1_edx.bits.fxsr != 0 || (is_amd() && |
a83b0246bb77
6934483: GCC 4.5 errors "suggest parentheses around something..." when compiling with -Werror and -Wall
twisti
parents:
1647
diff
changeset
|
400 _cpuid_info.ext_cpuid1_edx.bits.fxsr != 0)) |
585 | 401 result |= CPU_FXSR; |
402 // HT flag is set for multi-core processors also. | |
403 if (threads_per_core() > 1) | |
404 result |= CPU_HT; | |
1789
a83b0246bb77
6934483: GCC 4.5 errors "suggest parentheses around something..." when compiling with -Werror and -Wall
twisti
parents:
1647
diff
changeset
|
405 if (_cpuid_info.std_cpuid1_edx.bits.mmx != 0 || (is_amd() && |
a83b0246bb77
6934483: GCC 4.5 errors "suggest parentheses around something..." when compiling with -Werror and -Wall
twisti
parents:
1647
diff
changeset
|
406 _cpuid_info.ext_cpuid1_edx.bits.mmx != 0)) |
585 | 407 result |= CPU_MMX; |
408 if (_cpuid_info.std_cpuid1_edx.bits.sse != 0) | |
409 result |= CPU_SSE; | |
410 if (_cpuid_info.std_cpuid1_edx.bits.sse2 != 0) | |
411 result |= CPU_SSE2; | |
412 if (_cpuid_info.std_cpuid1_ecx.bits.sse3 != 0) | |
413 result |= CPU_SSE3; | |
414 if (_cpuid_info.std_cpuid1_ecx.bits.ssse3 != 0) | |
415 result |= CPU_SSSE3; | |
416 if (_cpuid_info.std_cpuid1_ecx.bits.sse4_1 != 0) | |
417 result |= CPU_SSE4_1; | |
418 if (_cpuid_info.std_cpuid1_ecx.bits.sse4_2 != 0) | |
419 result |= CPU_SSE4_2; | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
585
diff
changeset
|
420 if (_cpuid_info.std_cpuid1_ecx.bits.popcnt != 0) |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
585
diff
changeset
|
421 result |= CPU_POPCNT; |
4759 | 422 if (_cpuid_info.std_cpuid1_ecx.bits.avx != 0 && |
423 _cpuid_info.std_cpuid1_ecx.bits.osxsave != 0 && | |
424 _cpuid_info.xem_xcr0_eax.bits.sse != 0 && | |
425 _cpuid_info.xem_xcr0_eax.bits.ymm != 0) { | |
426 result |= CPU_AVX; | |
427 if (_cpuid_info.sef_cpuid7_ebx.bits.avx2 != 0) | |
428 result |= CPU_AVX2; | |
429 } | |
14693
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
430 if(_cpuid_info.sef_cpuid7_ebx.bits.bmi1 != 0) |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
431 result |= CPU_BMI1; |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
432 if (_cpuid_info.std_cpuid1_edx.bits.tsc != 0) |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
433 result |= CPU_TSC; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
434 if (_cpuid_info.ext_cpuid7_edx.bits.tsc_invariance != 0) |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
435 result |= CPU_TSCINV; |
6894 | 436 if (_cpuid_info.std_cpuid1_ecx.bits.aes != 0) |
437 result |= CPU_AES; | |
7474
00af3a3a8df4
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
6894
diff
changeset
|
438 if (_cpuid_info.sef_cpuid7_ebx.bits.erms != 0) |
00af3a3a8df4
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
6894
diff
changeset
|
439 result |= CPU_ERMS; |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
7474
diff
changeset
|
440 if (_cpuid_info.std_cpuid1_ecx.bits.clmul != 0) |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
7474
diff
changeset
|
441 result |= CPU_CLMUL; |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
442 |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
443 // AMD features. |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
444 if (is_amd()) { |
2479 | 445 if ((_cpuid_info.ext_cpuid1_edx.bits.tdnow != 0) || |
446 (_cpuid_info.ext_cpuid1_ecx.bits.prefetchw != 0)) | |
447 result |= CPU_3DNOW_PREFETCH; | |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
448 if (_cpuid_info.ext_cpuid1_ecx.bits.lzcnt != 0) |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
449 result |= CPU_LZCNT; |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
450 if (_cpuid_info.ext_cpuid1_ecx.bits.sse4a != 0) |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
451 result |= CPU_SSE4A; |
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
452 } |
14693
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
453 // Intel features. |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
454 if(is_intel()) { |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
455 if(_cpuid_info.sef_cpuid7_ebx.bits.bmi2 != 0) |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
456 result |= CPU_BMI2; |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
457 if(_cpuid_info.ext_cpuid1_ecx.bits.lzcnt_intel != 0) |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
458 result |= CPU_LZCNT; |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
459 } |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
460 |
585 | 461 return result; |
462 } | |
463 | |
464 static void get_processor_features(); | |
465 | |
466 public: | |
467 // Offsets for cpuid asm stub | |
468 static ByteSize std_cpuid0_offset() { return byte_offset_of(CpuidInfo, std_max_function); } | |
469 static ByteSize std_cpuid1_offset() { return byte_offset_of(CpuidInfo, std_cpuid1_eax); } | |
470 static ByteSize dcp_cpuid4_offset() { return byte_offset_of(CpuidInfo, dcp_cpuid4_eax); } | |
4759 | 471 static ByteSize sef_cpuid7_offset() { return byte_offset_of(CpuidInfo, sef_cpuid7_eax); } |
585 | 472 static ByteSize ext_cpuid1_offset() { return byte_offset_of(CpuidInfo, ext_cpuid1_eax); } |
473 static ByteSize ext_cpuid5_offset() { return byte_offset_of(CpuidInfo, ext_cpuid5_eax); } | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
474 static ByteSize ext_cpuid7_offset() { return byte_offset_of(CpuidInfo, ext_cpuid7_eax); } |
585 | 475 static ByteSize ext_cpuid8_offset() { return byte_offset_of(CpuidInfo, ext_cpuid8_eax); } |
1622 | 476 static ByteSize tpl_cpuidB0_offset() { return byte_offset_of(CpuidInfo, tpl_cpuidB0_eax); } |
477 static ByteSize tpl_cpuidB1_offset() { return byte_offset_of(CpuidInfo, tpl_cpuidB1_eax); } | |
478 static ByteSize tpl_cpuidB2_offset() { return byte_offset_of(CpuidInfo, tpl_cpuidB2_eax); } | |
4759 | 479 static ByteSize xem_xcr0_offset() { return byte_offset_of(CpuidInfo, xem_xcr0_eax); } |
585 | 480 |
481 // Initialization | |
482 static void initialize(); | |
483 | |
484 // Asserts | |
485 static void assert_is_initialized() { | |
486 assert(_cpuid_info.std_cpuid1_eax.bits.family != 0, "VM_Version not initialized"); | |
487 } | |
488 | |
489 // | |
490 // Processor family: | |
491 // 3 - 386 | |
492 // 4 - 486 | |
493 // 5 - Pentium | |
494 // 6 - PentiumPro, Pentium II, Celeron, Xeon, Pentium III, Athlon, | |
495 // Pentium M, Core Solo, Core Duo, Core2 Duo | |
496 // family 6 model: 9, 13, 14, 15 | |
497 // 0x0f - Pentium 4, Opteron | |
498 // | |
499 // Note: The cpu family should be used to select between | |
500 // instruction sequences which are valid on all Intel | |
501 // processors. Use the feature test functions below to | |
502 // determine whether a particular instruction is supported. | |
503 // | |
504 static int cpu_family() { return _cpu;} | |
505 static bool is_P6() { return cpu_family() >= 6; } | |
506 static bool is_amd() { assert_is_initialized(); return _cpuid_info.std_vendor_name_0 == 0x68747541; } // 'htuA' | |
507 static bool is_intel() { assert_is_initialized(); return _cpuid_info.std_vendor_name_0 == 0x756e6547; } // 'uneG' | |
508 | |
1647 | 509 static bool supports_processor_topology() { |
510 return (_cpuid_info.std_max_function >= 0xB) && | |
511 // eax[4:0] | ebx[0:15] == 0 indicates invalid topology level. | |
512 // Some cpus have max cpuid >= 0xB but do not support processor topology. | |
7474
00af3a3a8df4
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
6894
diff
changeset
|
513 (((_cpuid_info.tpl_cpuidB0_eax & 0x1f) | _cpuid_info.tpl_cpuidB0_ebx.bits.logical_cpus) != 0); |
1647 | 514 } |
515 | |
585 | 516 static uint cores_per_cpu() { |
517 uint result = 1; | |
518 if (is_intel()) { | |
1647 | 519 if (supports_processor_topology()) { |
1622 | 520 result = _cpuid_info.tpl_cpuidB1_ebx.bits.logical_cpus / |
521 _cpuid_info.tpl_cpuidB0_ebx.bits.logical_cpus; | |
522 } else { | |
523 result = (_cpuid_info.dcp_cpuid4_eax.bits.cores_per_cpu + 1); | |
524 } | |
585 | 525 } else if (is_amd()) { |
526 result = (_cpuid_info.ext_cpuid8_ecx.bits.cores_per_cpu + 1); | |
527 } | |
528 return result; | |
529 } | |
530 | |
531 static uint threads_per_core() { | |
532 uint result = 1; | |
1647 | 533 if (is_intel() && supports_processor_topology()) { |
1622 | 534 result = _cpuid_info.tpl_cpuidB0_ebx.bits.logical_cpus; |
535 } else if (_cpuid_info.std_cpuid1_edx.bits.ht != 0) { | |
585 | 536 result = _cpuid_info.std_cpuid1_ebx.bits.threads_per_cpu / |
537 cores_per_cpu(); | |
538 } | |
539 return result; | |
540 } | |
541 | |
3854 | 542 static intx prefetch_data_size() { |
585 | 543 intx result = 0; |
544 if (is_intel()) { | |
545 result = (_cpuid_info.dcp_cpuid4_ebx.bits.L1_line_size + 1); | |
546 } else if (is_amd()) { | |
547 result = _cpuid_info.ext_cpuid5_ecx.bits.L1_line_size; | |
548 } | |
549 if (result < 32) // not defined ? | |
550 result = 32; // 32 bytes by default on x86 and other x64 | |
551 return result; | |
552 } | |
553 | |
554 // | |
555 // Feature identification | |
556 // | |
557 static bool supports_cpuid() { return _cpuFeatures != 0; } | |
558 static bool supports_cmpxchg8() { return (_cpuFeatures & CPU_CX8) != 0; } | |
559 static bool supports_cmov() { return (_cpuFeatures & CPU_CMOV) != 0; } | |
560 static bool supports_fxsr() { return (_cpuFeatures & CPU_FXSR) != 0; } | |
561 static bool supports_ht() { return (_cpuFeatures & CPU_HT) != 0; } | |
562 static bool supports_mmx() { return (_cpuFeatures & CPU_MMX) != 0; } | |
563 static bool supports_sse() { return (_cpuFeatures & CPU_SSE) != 0; } | |
564 static bool supports_sse2() { return (_cpuFeatures & CPU_SSE2) != 0; } | |
565 static bool supports_sse3() { return (_cpuFeatures & CPU_SSE3) != 0; } | |
566 static bool supports_ssse3() { return (_cpuFeatures & CPU_SSSE3)!= 0; } | |
567 static bool supports_sse4_1() { return (_cpuFeatures & CPU_SSE4_1) != 0; } | |
568 static bool supports_sse4_2() { return (_cpuFeatures & CPU_SSE4_2) != 0; } | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
585
diff
changeset
|
569 static bool supports_popcnt() { return (_cpuFeatures & CPU_POPCNT) != 0; } |
4759 | 570 static bool supports_avx() { return (_cpuFeatures & CPU_AVX) != 0; } |
571 static bool supports_avx2() { return (_cpuFeatures & CPU_AVX2) != 0; } | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
572 static bool supports_tsc() { return (_cpuFeatures & CPU_TSC) != 0; } |
6894 | 573 static bool supports_aes() { return (_cpuFeatures & CPU_AES) != 0; } |
7474
00af3a3a8df4
8005522: use fast-string instructions on x86 for zeroing
kvn
parents:
6894
diff
changeset
|
574 static bool supports_erms() { return (_cpuFeatures & CPU_ERMS) != 0; } |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
7474
diff
changeset
|
575 static bool supports_clmul() { return (_cpuFeatures & CPU_CLMUL) != 0; } |
14693
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
576 static bool supports_bmi1() { return (_cpuFeatures & CPU_BMI1) != 0; } |
9e9af3aa4278
8031321: Support Intel bit manipulation instructions
iveresov
parents:
11080
diff
changeset
|
577 static bool supports_bmi2() { return (_cpuFeatures & CPU_BMI2) != 0; } |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
578 // Intel features |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
579 static bool is_intel_family_core() { return is_intel() && |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
580 extended_cpu_family() == CPU_FAMILY_INTEL_CORE; } |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
581 |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
582 static bool is_intel_tsc_synched_at_init() { |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
583 if (is_intel_family_core()) { |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
584 uint32_t ext_model = extended_cpu_model(); |
4933
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
585 if (ext_model == CPU_MODEL_NEHALEM_EP || |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
586 ext_model == CPU_MODEL_WESTMERE_EP || |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
587 ext_model == CPU_MODEL_SANDYBRIDGE_EP || |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
588 ext_model == CPU_MODEL_IVYBRIDGE_EP) { |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
589 // <= 2-socket invariant tsc support. EX versions are usually used |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
590 // in > 2-socket systems and likely don't synchronize tscs at |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
591 // initialization. |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
592 // Code that uses tsc values must be prepared for them to arbitrarily |
4a24c4f648bd
7142113: Add Ivy Bridge to the known Intel x86 cpu families
phh
parents:
4771
diff
changeset
|
593 // jump forward or backward. |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
594 return true; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
595 } |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
596 } |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
597 return false; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
598 } |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
599 |
585 | 600 // AMD features |
2479 | 601 static bool supports_3dnow_prefetch() { return (_cpuFeatures & CPU_3DNOW_PREFETCH) != 0; } |
585 | 602 static bool supports_mmx_ext() { return is_amd() && _cpuid_info.ext_cpuid1_edx.bits.mmx_amd != 0; } |
775
93c14e5562c4
6823354: Add intrinsics for {Integer,Long}.{numberOfLeadingZeros,numberOfTrailingZeros}()
twisti
parents:
643
diff
changeset
|
603 static bool supports_lzcnt() { return (_cpuFeatures & CPU_LZCNT) != 0; } |
585 | 604 static bool supports_sse4a() { return (_cpuFeatures & CPU_SSE4A) != 0; } |
605 | |
4749
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
606 static bool is_amd_Barcelona() { return is_amd() && |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
607 extended_cpu_family() == CPU_FAMILY_AMD_11H; } |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
608 |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
609 // Intel and AMD newer cores support fast timestamps well |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
610 static bool supports_tscinv_bit() { |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
611 return (_cpuFeatures & CPU_TSCINV) != 0; |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
612 } |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
613 static bool supports_tscinv() { |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
614 return supports_tscinv_bit() && |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
615 ( (is_amd() && !is_amd_Barcelona()) || |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
616 is_intel_tsc_synched_at_init() ); |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
617 } |
7ab5f6318694
7125934: Add a fast unordered timestamp capability to Hotspot on x86/x64
phh
parents:
3865
diff
changeset
|
618 |
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1789
diff
changeset
|
619 // Intel Core and newer cpus have fast IDIV instruction (excluding Atom). |
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1789
diff
changeset
|
620 static bool has_fast_idiv() { return is_intel() && cpu_family() == 6 && |
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1789
diff
changeset
|
621 supports_sse3() && _model != 0x1C; } |
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1789
diff
changeset
|
622 |
585 | 623 static bool supports_compare_and_exchange() { return true; } |
624 | |
625 static const char* cpu_features() { return _features_str; } | |
626 | |
627 static intx allocate_prefetch_distance() { | |
628 // This method should be called before allocate_prefetch_style(). | |
629 // | |
630 // Hardware prefetching (distance/size in bytes): | |
631 // Pentium 3 - 64 / 32 | |
632 // Pentium 4 - 256 / 128 | |
633 // Athlon - 64 / 32 ???? | |
634 // Opteron - 128 / 64 only when 2 sequential cache lines accessed | |
635 // Core - 128 / 64 | |
636 // | |
637 // Software prefetching (distance in bytes / instruction with best score): | |
638 // Pentium 3 - 128 / prefetchnta | |
639 // Pentium 4 - 512 / prefetchnta | |
640 // Athlon - 128 / prefetchnta | |
641 // Opteron - 256 / prefetchnta | |
642 // Core - 256 / prefetchnta | |
643 // It will be used only when AllocatePrefetchStyle > 0 | |
644 | |
645 intx count = AllocatePrefetchDistance; | |
646 if (count < 0) { // default ? | |
647 if (is_amd()) { // AMD | |
648 if (supports_sse2()) | |
649 count = 256; // Opteron | |
650 else | |
651 count = 128; // Athlon | |
652 } else { // Intel | |
653 if (supports_sse2()) | |
654 if (cpu_family() == 6) { | |
655 count = 256; // Pentium M, Core, Core2 | |
656 } else { | |
657 count = 512; // Pentium 4 | |
658 } | |
659 else | |
660 count = 128; // Pentium 3 (and all other old CPUs) | |
661 } | |
662 } | |
663 return count; | |
664 } | |
665 static intx allocate_prefetch_style() { | |
666 assert(AllocatePrefetchStyle >= 0, "AllocatePrefetchStyle should be positive"); | |
667 // Return 0 if AllocatePrefetchDistance was not defined. | |
668 return AllocatePrefetchDistance > 0 ? AllocatePrefetchStyle : 0; | |
669 } | |
670 | |
671 // Prefetch interval for gc copy/scan == 9 dcache lines. Derived from | |
672 // 50-warehouse specjbb runs on a 2-way 1.8ghz opteron using a 4gb heap. | |
673 // Tested intervals from 128 to 2048 in increments of 64 == one cache line. | |
674 // 256 bytes (4 dcache lines) was the nearest runner-up to 576. | |
675 | |
676 // gc copy/scan is disabled if prefetchw isn't supported, because | |
677 // Prefetch::write emits an inlined prefetchw on Linux. | |
678 // Do not use the 3dnow prefetchw instruction. It isn't supported on em64t. | |
679 // The used prefetcht0 instruction works for both amd64 and em64t. | |
680 static intx prefetch_copy_interval_in_bytes() { | |
681 intx interval = PrefetchCopyIntervalInBytes; | |
682 return interval >= 0 ? interval : 576; | |
683 } | |
684 static intx prefetch_scan_interval_in_bytes() { | |
685 intx interval = PrefetchScanIntervalInBytes; | |
686 return interval >= 0 ? interval : 576; | |
687 } | |
688 static intx prefetch_fields_ahead() { | |
689 intx count = PrefetchFieldsAhead; | |
690 return count >= 0 ? count : 1; | |
691 } | |
692 }; | |
1972 | 693 |
694 #endif // CPU_X86_VM_VM_VERSION_X86_HPP |