Mercurial > hg > graal-jvmci-8
annotate src/cpu/sparc/vm/vm_version_sparc.cpp @ 1006:dcf03e02b020
6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
Summary: For signatures with a large number of arguments the offset for the float store becomes too big and does not fit in 13-bit.
Reviewed-by: kvn, never
author | twisti |
---|---|
date | Tue, 06 Oct 2009 02:11:49 -0700 |
parents | f6da6f0174ac |
children | 6476042f815c |
rev | line source |
---|---|
0 | 1 /* |
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
2 * Copyright 1997-2009 Sun Microsystems, Inc. All Rights Reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, | |
20 * CA 95054 USA or visit www.sun.com if you need additional information or | |
21 * have any questions. | |
22 * | |
23 */ | |
24 | |
25 # include "incls/_precompiled.incl" | |
26 # include "incls/_vm_version_sparc.cpp.incl" | |
27 | |
28 int VM_Version::_features = VM_Version::unknown_m; | |
29 const char* VM_Version::_features_str = ""; | |
30 | |
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
31 bool VM_Version::is_niagara1_plus() { |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
32 // This is a placeholder until the real test is determined. |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
33 return is_niagara1() && |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
34 (os::processor_count() > maximum_niagara1_processor_count()); |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
35 } |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
36 |
0 | 37 void VM_Version::initialize() { |
38 _features = determine_features(); | |
39 PrefetchCopyIntervalInBytes = prefetch_copy_interval_in_bytes(); | |
40 PrefetchScanIntervalInBytes = prefetch_scan_interval_in_bytes(); | |
41 PrefetchFieldsAhead = prefetch_fields_ahead(); | |
42 | |
43 // Allocation prefetch settings | |
44 intx cache_line_size = L1_data_cache_line_size(); | |
45 if( cache_line_size > AllocatePrefetchStepSize ) | |
46 AllocatePrefetchStepSize = cache_line_size; | |
47 if( FLAG_IS_DEFAULT(AllocatePrefetchLines) ) | |
48 AllocatePrefetchLines = 3; // Optimistic value | |
49 assert( AllocatePrefetchLines > 0, "invalid value"); | |
50 if( AllocatePrefetchLines < 1 ) // set valid value in product VM | |
51 AllocatePrefetchLines = 1; // Conservative value | |
52 | |
53 AllocatePrefetchDistance = allocate_prefetch_distance(); | |
54 AllocatePrefetchStyle = allocate_prefetch_style(); | |
55 | |
56 assert(AllocatePrefetchDistance % AllocatePrefetchStepSize == 0, "invalid value"); | |
57 | |
58 UseSSE = 0; // Only on x86 and x64 | |
59 | |
60 _supports_cx8 = has_v9(); | |
61 | |
62 if (is_niagara1()) { | |
63 // Indirect branch is the same cost as direct | |
64 if (FLAG_IS_DEFAULT(UseInlineCaches)) { | |
675 | 65 FLAG_SET_DEFAULT(UseInlineCaches, false); |
0 | 66 } |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
67 #ifdef _LP64 |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
68 // Single issue niagara1 is slower for CompressedOops |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
69 // but niagaras after that it's fine. |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
70 if (!is_niagara1_plus()) { |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
71 if (FLAG_IS_DEFAULT(UseCompressedOops)) { |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
72 FLAG_SET_ERGO(bool, UseCompressedOops, false); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
73 } |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
74 } |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
75 // 32-bit oops don't make sense for the 64-bit VM on sparc |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
76 // since the 32-bit VM has the same registers and smaller objects. |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
77 Universe::set_narrow_oop_shift(LogMinObjAlignmentInBytes); |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
78 #endif // _LP64 |
0 | 79 #ifdef COMPILER2 |
80 // Indirect branch is the same cost as direct | |
81 if (FLAG_IS_DEFAULT(UseJumpTables)) { | |
675 | 82 FLAG_SET_DEFAULT(UseJumpTables, true); |
0 | 83 } |
84 // Single-issue, so entry and loop tops are | |
85 // aligned on a single instruction boundary | |
86 if (FLAG_IS_DEFAULT(InteriorEntryAlignment)) { | |
675 | 87 FLAG_SET_DEFAULT(InteriorEntryAlignment, 4); |
0 | 88 } |
89 if (FLAG_IS_DEFAULT(OptoLoopAlignment)) { | |
675 | 90 FLAG_SET_DEFAULT(OptoLoopAlignment, 4); |
91 } | |
92 if (is_niagara1_plus() && FLAG_IS_DEFAULT(AllocatePrefetchDistance)) { | |
93 // Use smaller prefetch distance on N2 | |
94 FLAG_SET_DEFAULT(AllocatePrefetchDistance, 256); | |
0 | 95 } |
96 #endif | |
97 } | |
98 | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
99 // Use hardware population count instruction if available. |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
100 if (has_hardware_popc()) { |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
101 if (FLAG_IS_DEFAULT(UsePopCountInstruction)) { |
675 | 102 FLAG_SET_DEFAULT(UsePopCountInstruction, true); |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
103 } |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
104 } |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
105 |
0 | 106 char buf[512]; |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
107 jio_snprintf(buf, sizeof(buf), "%s%s%s%s%s%s%s%s%s%s%s%s", |
0 | 108 (has_v8() ? ", has_v8" : ""), |
109 (has_v9() ? ", has_v9" : ""), | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
110 (has_hardware_popc() ? ", popc" : ""), |
0 | 111 (has_vis1() ? ", has_vis1" : ""), |
112 (has_vis2() ? ", has_vis2" : ""), | |
113 (is_ultra3() ? ", is_ultra3" : ""), | |
114 (is_sun4v() ? ", is_sun4v" : ""), | |
115 (is_niagara1() ? ", is_niagara1" : ""), | |
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
116 (is_niagara1_plus() ? ", is_niagara1_plus" : ""), |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
117 (!has_hardware_mul32() ? ", no-mul32" : ""), |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
118 (!has_hardware_div32() ? ", no-div32" : ""), |
0 | 119 (!has_hardware_fsmuld() ? ", no-fsmuld" : "")); |
120 | |
121 // buf is started with ", " or is empty | |
122 _features_str = strdup(strlen(buf) > 2 ? buf + 2 : buf); | |
123 | |
124 #ifndef PRODUCT | |
125 if (PrintMiscellaneous && Verbose) { | |
126 tty->print("Allocation: "); | |
127 if (AllocatePrefetchStyle <= 0) { | |
128 tty->print_cr("no prefetching"); | |
129 } else { | |
130 if (AllocatePrefetchLines > 1) { | |
131 tty->print_cr("PREFETCH %d, %d lines of size %d bytes", AllocatePrefetchDistance, AllocatePrefetchLines, AllocatePrefetchStepSize); | |
132 } else { | |
133 tty->print_cr("PREFETCH %d, one line", AllocatePrefetchDistance); | |
134 } | |
135 } | |
136 if (PrefetchCopyIntervalInBytes > 0) { | |
137 tty->print_cr("PrefetchCopyIntervalInBytes %d", PrefetchCopyIntervalInBytes); | |
138 } | |
139 if (PrefetchScanIntervalInBytes > 0) { | |
140 tty->print_cr("PrefetchScanIntervalInBytes %d", PrefetchScanIntervalInBytes); | |
141 } | |
142 if (PrefetchFieldsAhead > 0) { | |
143 tty->print_cr("PrefetchFieldsAhead %d", PrefetchFieldsAhead); | |
144 } | |
145 } | |
146 #endif // PRODUCT | |
147 } | |
148 | |
149 void VM_Version::print_features() { | |
150 tty->print_cr("Version:%s", cpu_features()); | |
151 } | |
152 | |
153 int VM_Version::determine_features() { | |
154 if (UseV8InstrsOnly) { | |
155 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-V8");) | |
156 return generic_v8_m; | |
157 } | |
158 | |
159 int features = platform_features(unknown_m); // platform_features() is os_arch specific | |
160 | |
161 if (features == unknown_m) { | |
162 features = generic_v9_m; | |
163 warning("Cannot recognize SPARC version. Default to V9"); | |
164 } | |
165 | |
166 if (UseNiagaraInstrs) { | |
167 if (is_niagara1(features)) { | |
168 // Happy to accomodate... | |
169 } else { | |
170 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Niagara");) | |
171 features = niagara1_m; | |
172 } | |
173 } else { | |
174 if (is_niagara1(features) && !FLAG_IS_DEFAULT(UseNiagaraInstrs)) { | |
175 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Not-Niagara");) | |
176 features &= ~niagara1_unique_m; | |
177 } else { | |
178 // Happy to accomodate... | |
179 } | |
180 } | |
181 | |
182 return features; | |
183 } | |
184 | |
185 static int saved_features = 0; | |
186 | |
187 void VM_Version::allow_all() { | |
188 saved_features = _features; | |
189 _features = all_features_m; | |
190 } | |
191 | |
192 void VM_Version::revert() { | |
193 _features = saved_features; | |
194 } | |
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
195 |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
196 unsigned int VM_Version::calc_parallel_worker_threads() { |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
197 unsigned int result; |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
198 if (is_niagara1_plus()) { |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
199 result = nof_parallel_worker_threads(5, 16, 8); |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
200 } else { |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
201 result = nof_parallel_worker_threads(5, 8, 8); |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
202 } |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
203 return result; |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
204 } |