Mercurial > hg > graal-jvmci-8
view graal/com.oracle.graal.lir.ptx/src/com/oracle/graal/lir/ptx/PTXBitManipulationOp.java @ 7804:447f9ba1962b
Experimental PTX backend. Contribution by Christian Thalinger.
author | Thomas Wuerthinger <thomas.wuerthinger@oracle.com> |
---|---|
date | Mon, 18 Feb 2013 14:47:54 -0800 |
parents | |
children | 0e58445d54df |
line wrap: on
line source
/* * Copyright (c) 2013, Oracle and/or its affiliates. All rights reserved. * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. * * This code is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 only, as * published by the Free Software Foundation. * * This code is distributed in the hope that it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License * version 2 for more details (a copy is included in the LICENSE file that * accompanied this code). * * You should have received a copy of the GNU General Public License version * 2 along with this work; if not, write to the Free Software Foundation, * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. * * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA * or visit www.oracle.com if you need additional information or have any * questions. */ package com.oracle.graal.lir.ptx; import com.oracle.graal.api.code.*; import com.oracle.graal.api.meta.*; import com.oracle.graal.asm.ptx.*; import com.oracle.graal.lir.asm.*; public class PTXBitManipulationOp extends PTXLIRInstruction { public enum IntrinsicOpcode { IPOPCNT, LPOPCNT, IBSR, LBSR, BSF; } @Opcode private final IntrinsicOpcode opcode; @Def protected Value result; @Use({OperandFlag.REG, OperandFlag.ADDR}) protected Value input; public PTXBitManipulationOp(IntrinsicOpcode opcode, Value result, Value input) { this.opcode = opcode; this.result = result; this.input = input; } @Override public void emitCode(TargetMethodAssembler tasm, PTXMacroAssembler masm) { Register dst = ValueUtil.asIntReg(result); // if (ValueUtil.isAddress(input)) { // Address src = ValueUtil.asAddress(input); // switch (opcode) { // case IPOPCNT: // masm.popcntl(dst, src); // break; // case LPOPCNT: // masm.popcntq(dst, src); // break; // case BSF: // masm.bsfq(dst, src); // break; // case IBSR: // masm.bsrl(dst, src); // break; // case LBSR: // masm.bsrq(dst, src); // break; // } // } else { Register src = ValueUtil.asRegister(input); switch (opcode) { case IPOPCNT: masm.popc_b32(dst, src); break; case LPOPCNT: masm.popc_b64(dst, src); break; // case BSF: // masm.bsfq(dst, src); // break; // case IBSR: // masm.bsrl(dst, src); // break; // case LBSR: // masm.bsrq(dst, src); // break; } // } } }