annotate src/share/vm/opto/buildOopMap.cpp @ 452:00b023ae2d78

6722113: CMS: Incorrect overflow handling during precleaning of Reference lists Summary: When we encounter marking stack overflow during precleaning of Reference lists, we were using the overflow list mechanism, which can cause problems on account of mutating the mark word of the header because of conflicts with mutator accesses and updates of that field. Instead we should use the usual mechanism for overflow handling in concurrent phases, namely dirtying of the card on which the overflowed object lies. Since precleaning effectively does a form of discovered list processing, albeit with discovery enabled, we needed to adjust some code to be correct in the face of interleaved processing and discovery. Reviewed-by: apetrusenko, jcoomes
author ysr
date Thu, 20 Nov 2008 12:27:41 -0800
parents d1605aabd0a1
children 98cb887364d3
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
196
d1605aabd0a1 6719955: Update copyright year
xdono
parents: 113
diff changeset
2 * Copyright 2002-2008 Sun Microsystems, Inc. All Rights Reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 #include "incls/_precompiled.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
26 #include "incls/_buildOopMap.cpp.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
27
a61af66fc99e Initial load
duke
parents:
diff changeset
28 // The functions in this file builds OopMaps after all scheduling is done.
a61af66fc99e Initial load
duke
parents:
diff changeset
29 //
a61af66fc99e Initial load
duke
parents:
diff changeset
30 // OopMaps contain a list of all registers and stack-slots containing oops (so
a61af66fc99e Initial load
duke
parents:
diff changeset
31 // they can be updated by GC). OopMaps also contain a list of derived-pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
32 // base-pointer pairs. When the base is moved, the derived pointer moves to
a61af66fc99e Initial load
duke
parents:
diff changeset
33 // follow it. Finally, any registers holding callee-save values are also
a61af66fc99e Initial load
duke
parents:
diff changeset
34 // recorded. These might contain oops, but only the caller knows.
a61af66fc99e Initial load
duke
parents:
diff changeset
35 //
a61af66fc99e Initial load
duke
parents:
diff changeset
36 // BuildOopMaps implements a simple forward reaching-defs solution. At each
a61af66fc99e Initial load
duke
parents:
diff changeset
37 // GC point we'll have the reaching-def Nodes. If the reaching Nodes are
a61af66fc99e Initial load
duke
parents:
diff changeset
38 // typed as pointers (no offset), then they are oops. Pointers+offsets are
a61af66fc99e Initial load
duke
parents:
diff changeset
39 // derived pointers, and bases can be found from them. Finally, we'll also
a61af66fc99e Initial load
duke
parents:
diff changeset
40 // track reaching callee-save values. Note that a copy of a callee-save value
a61af66fc99e Initial load
duke
parents:
diff changeset
41 // "kills" it's source, so that only 1 copy of a callee-save value is alive at
a61af66fc99e Initial load
duke
parents:
diff changeset
42 // a time.
a61af66fc99e Initial load
duke
parents:
diff changeset
43 //
a61af66fc99e Initial load
duke
parents:
diff changeset
44 // We run a simple bitvector liveness pass to help trim out dead oops. Due to
a61af66fc99e Initial load
duke
parents:
diff changeset
45 // irreducible loops, we can have a reaching def of an oop that only reaches
a61af66fc99e Initial load
duke
parents:
diff changeset
46 // along one path and no way to know if it's valid or not on the other path.
a61af66fc99e Initial load
duke
parents:
diff changeset
47 // The bitvectors are quite dense and the liveness pass is fast.
a61af66fc99e Initial load
duke
parents:
diff changeset
48 //
a61af66fc99e Initial load
duke
parents:
diff changeset
49 // At GC points, we consult this information to build OopMaps. All reaching
a61af66fc99e Initial load
duke
parents:
diff changeset
50 // defs typed as oops are added to the OopMap. Only 1 instance of a
a61af66fc99e Initial load
duke
parents:
diff changeset
51 // callee-save register can be recorded. For derived pointers, we'll have to
a61af66fc99e Initial load
duke
parents:
diff changeset
52 // find and record the register holding the base.
a61af66fc99e Initial load
duke
parents:
diff changeset
53 //
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // The reaching def's is a simple 1-pass worklist approach. I tried a clever
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // breadth-first approach but it was worse (showed O(n^2) in the
a61af66fc99e Initial load
duke
parents:
diff changeset
56 // pick-next-block code).
a61af66fc99e Initial load
duke
parents:
diff changeset
57 //
a61af66fc99e Initial load
duke
parents:
diff changeset
58 // The relevent data is kept in a struct of arrays (it could just as well be
a61af66fc99e Initial load
duke
parents:
diff changeset
59 // an array of structs, but the struct-of-arrays is generally a little more
a61af66fc99e Initial load
duke
parents:
diff changeset
60 // efficient). The arrays are indexed by register number (including
a61af66fc99e Initial load
duke
parents:
diff changeset
61 // stack-slots as registers) and so is bounded by 200 to 300 elements in
a61af66fc99e Initial load
duke
parents:
diff changeset
62 // practice. One array will map to a reaching def Node (or NULL for
a61af66fc99e Initial load
duke
parents:
diff changeset
63 // conflict/dead). The other array will map to a callee-saved register or
a61af66fc99e Initial load
duke
parents:
diff changeset
64 // OptoReg::Bad for not-callee-saved.
a61af66fc99e Initial load
duke
parents:
diff changeset
65
a61af66fc99e Initial load
duke
parents:
diff changeset
66
a61af66fc99e Initial load
duke
parents:
diff changeset
67 //------------------------------OopFlow----------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
68 // Structure to pass around
a61af66fc99e Initial load
duke
parents:
diff changeset
69 struct OopFlow : public ResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
70 short *_callees; // Array mapping register to callee-saved
a61af66fc99e Initial load
duke
parents:
diff changeset
71 Node **_defs; // array mapping register to reaching def
a61af66fc99e Initial load
duke
parents:
diff changeset
72 // or NULL if dead/conflict
a61af66fc99e Initial load
duke
parents:
diff changeset
73 // OopFlow structs, when not being actively modified, describe the _end_ of
a61af66fc99e Initial load
duke
parents:
diff changeset
74 // this block.
a61af66fc99e Initial load
duke
parents:
diff changeset
75 Block *_b; // Block for this struct
a61af66fc99e Initial load
duke
parents:
diff changeset
76 OopFlow *_next; // Next free OopFlow
a61af66fc99e Initial load
duke
parents:
diff changeset
77
a61af66fc99e Initial load
duke
parents:
diff changeset
78 OopFlow( short *callees, Node **defs ) : _callees(callees), _defs(defs),
a61af66fc99e Initial load
duke
parents:
diff changeset
79 _b(NULL), _next(NULL) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
80
a61af66fc99e Initial load
duke
parents:
diff changeset
81 // Given reaching-defs for this block start, compute it for this block end
a61af66fc99e Initial load
duke
parents:
diff changeset
82 void compute_reach( PhaseRegAlloc *regalloc, int max_reg, Dict *safehash );
a61af66fc99e Initial load
duke
parents:
diff changeset
83
a61af66fc99e Initial load
duke
parents:
diff changeset
84 // Merge these two OopFlows into the 'this' pointer.
a61af66fc99e Initial load
duke
parents:
diff changeset
85 void merge( OopFlow *flow, int max_reg );
a61af66fc99e Initial load
duke
parents:
diff changeset
86
a61af66fc99e Initial load
duke
parents:
diff changeset
87 // Copy a 'flow' over an existing flow
a61af66fc99e Initial load
duke
parents:
diff changeset
88 void clone( OopFlow *flow, int max_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
89
a61af66fc99e Initial load
duke
parents:
diff changeset
90 // Make a new OopFlow from scratch
a61af66fc99e Initial load
duke
parents:
diff changeset
91 static OopFlow *make( Arena *A, int max_size );
a61af66fc99e Initial load
duke
parents:
diff changeset
92
a61af66fc99e Initial load
duke
parents:
diff changeset
93 // Build an oopmap from the current flow info
a61af66fc99e Initial load
duke
parents:
diff changeset
94 OopMap *build_oop_map( Node *n, int max_reg, PhaseRegAlloc *regalloc, int* live );
a61af66fc99e Initial load
duke
parents:
diff changeset
95 };
a61af66fc99e Initial load
duke
parents:
diff changeset
96
a61af66fc99e Initial load
duke
parents:
diff changeset
97 //------------------------------compute_reach----------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
98 // Given reaching-defs for this block start, compute it for this block end
a61af66fc99e Initial load
duke
parents:
diff changeset
99 void OopFlow::compute_reach( PhaseRegAlloc *regalloc, int max_reg, Dict *safehash ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
100
a61af66fc99e Initial load
duke
parents:
diff changeset
101 for( uint i=0; i<_b->_nodes.size(); i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
102 Node *n = _b->_nodes[i];
a61af66fc99e Initial load
duke
parents:
diff changeset
103
a61af66fc99e Initial load
duke
parents:
diff changeset
104 if( n->jvms() ) { // Build an OopMap here?
a61af66fc99e Initial load
duke
parents:
diff changeset
105 JVMState *jvms = n->jvms();
a61af66fc99e Initial load
duke
parents:
diff changeset
106 // no map needed for leaf calls
a61af66fc99e Initial load
duke
parents:
diff changeset
107 if( n->is_MachSafePoint() && !n->is_MachCallLeaf() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
108 int *live = (int*) (*safehash)[n];
a61af66fc99e Initial load
duke
parents:
diff changeset
109 assert( live, "must find live" );
a61af66fc99e Initial load
duke
parents:
diff changeset
110 n->as_MachSafePoint()->set_oop_map( build_oop_map(n,max_reg,regalloc, live) );
a61af66fc99e Initial load
duke
parents:
diff changeset
111 }
a61af66fc99e Initial load
duke
parents:
diff changeset
112 }
a61af66fc99e Initial load
duke
parents:
diff changeset
113
a61af66fc99e Initial load
duke
parents:
diff changeset
114 // Assign new reaching def's.
a61af66fc99e Initial load
duke
parents:
diff changeset
115 // Note that I padded the _defs and _callees arrays so it's legal
a61af66fc99e Initial load
duke
parents:
diff changeset
116 // to index at _defs[OptoReg::Bad].
a61af66fc99e Initial load
duke
parents:
diff changeset
117 OptoReg::Name first = regalloc->get_reg_first(n);
a61af66fc99e Initial load
duke
parents:
diff changeset
118 OptoReg::Name second = regalloc->get_reg_second(n);
a61af66fc99e Initial load
duke
parents:
diff changeset
119 _defs[first] = n;
a61af66fc99e Initial load
duke
parents:
diff changeset
120 _defs[second] = n;
a61af66fc99e Initial load
duke
parents:
diff changeset
121
a61af66fc99e Initial load
duke
parents:
diff changeset
122 // Pass callee-save info around copies
a61af66fc99e Initial load
duke
parents:
diff changeset
123 int idx = n->is_Copy();
a61af66fc99e Initial load
duke
parents:
diff changeset
124 if( idx ) { // Copies move callee-save info
a61af66fc99e Initial load
duke
parents:
diff changeset
125 OptoReg::Name old_first = regalloc->get_reg_first(n->in(idx));
a61af66fc99e Initial load
duke
parents:
diff changeset
126 OptoReg::Name old_second = regalloc->get_reg_second(n->in(idx));
a61af66fc99e Initial load
duke
parents:
diff changeset
127 int tmp_first = _callees[old_first];
a61af66fc99e Initial load
duke
parents:
diff changeset
128 int tmp_second = _callees[old_second];
a61af66fc99e Initial load
duke
parents:
diff changeset
129 _callees[old_first] = OptoReg::Bad; // callee-save is moved, dead in old location
a61af66fc99e Initial load
duke
parents:
diff changeset
130 _callees[old_second] = OptoReg::Bad;
a61af66fc99e Initial load
duke
parents:
diff changeset
131 _callees[first] = tmp_first;
a61af66fc99e Initial load
duke
parents:
diff changeset
132 _callees[second] = tmp_second;
a61af66fc99e Initial load
duke
parents:
diff changeset
133 } else if( n->is_Phi() ) { // Phis do not mod callee-saves
a61af66fc99e Initial load
duke
parents:
diff changeset
134 assert( _callees[first] == _callees[regalloc->get_reg_first(n->in(1))], "" );
a61af66fc99e Initial load
duke
parents:
diff changeset
135 assert( _callees[second] == _callees[regalloc->get_reg_second(n->in(1))], "" );
a61af66fc99e Initial load
duke
parents:
diff changeset
136 assert( _callees[first] == _callees[regalloc->get_reg_first(n->in(n->req()-1))], "" );
a61af66fc99e Initial load
duke
parents:
diff changeset
137 assert( _callees[second] == _callees[regalloc->get_reg_second(n->in(n->req()-1))], "" );
a61af66fc99e Initial load
duke
parents:
diff changeset
138 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
139 _callees[first] = OptoReg::Bad; // No longer holding a callee-save value
a61af66fc99e Initial load
duke
parents:
diff changeset
140 _callees[second] = OptoReg::Bad;
a61af66fc99e Initial load
duke
parents:
diff changeset
141
a61af66fc99e Initial load
duke
parents:
diff changeset
142 // Find base case for callee saves
a61af66fc99e Initial load
duke
parents:
diff changeset
143 if( n->is_Proj() && n->in(0)->is_Start() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
144 if( OptoReg::is_reg(first) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
145 regalloc->_matcher.is_save_on_entry(first) )
a61af66fc99e Initial load
duke
parents:
diff changeset
146 _callees[first] = first;
a61af66fc99e Initial load
duke
parents:
diff changeset
147 if( OptoReg::is_reg(second) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
148 regalloc->_matcher.is_save_on_entry(second) )
a61af66fc99e Initial load
duke
parents:
diff changeset
149 _callees[second] = second;
a61af66fc99e Initial load
duke
parents:
diff changeset
150 }
a61af66fc99e Initial load
duke
parents:
diff changeset
151 }
a61af66fc99e Initial load
duke
parents:
diff changeset
152 }
a61af66fc99e Initial load
duke
parents:
diff changeset
153 }
a61af66fc99e Initial load
duke
parents:
diff changeset
154
a61af66fc99e Initial load
duke
parents:
diff changeset
155 //------------------------------merge------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
156 // Merge the given flow into the 'this' flow
a61af66fc99e Initial load
duke
parents:
diff changeset
157 void OopFlow::merge( OopFlow *flow, int max_reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
158 assert( _b == NULL, "merging into a happy flow" );
a61af66fc99e Initial load
duke
parents:
diff changeset
159 assert( flow->_b, "this flow is still alive" );
a61af66fc99e Initial load
duke
parents:
diff changeset
160 assert( flow != this, "no self flow" );
a61af66fc99e Initial load
duke
parents:
diff changeset
161
a61af66fc99e Initial load
duke
parents:
diff changeset
162 // Do the merge. If there are any differences, drop to 'bottom' which
a61af66fc99e Initial load
duke
parents:
diff changeset
163 // is OptoReg::Bad or NULL depending.
a61af66fc99e Initial load
duke
parents:
diff changeset
164 for( int i=0; i<max_reg; i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
165 // Merge the callee-save's
a61af66fc99e Initial load
duke
parents:
diff changeset
166 if( _callees[i] != flow->_callees[i] )
a61af66fc99e Initial load
duke
parents:
diff changeset
167 _callees[i] = OptoReg::Bad;
a61af66fc99e Initial load
duke
parents:
diff changeset
168 // Merge the reaching defs
a61af66fc99e Initial load
duke
parents:
diff changeset
169 if( _defs[i] != flow->_defs[i] )
a61af66fc99e Initial load
duke
parents:
diff changeset
170 _defs[i] = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
171 }
a61af66fc99e Initial load
duke
parents:
diff changeset
172
a61af66fc99e Initial load
duke
parents:
diff changeset
173 }
a61af66fc99e Initial load
duke
parents:
diff changeset
174
a61af66fc99e Initial load
duke
parents:
diff changeset
175 //------------------------------clone------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
176 void OopFlow::clone( OopFlow *flow, int max_size ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
177 _b = flow->_b;
a61af66fc99e Initial load
duke
parents:
diff changeset
178 memcpy( _callees, flow->_callees, sizeof(short)*max_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
179 memcpy( _defs , flow->_defs , sizeof(Node*)*max_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
180 }
a61af66fc99e Initial load
duke
parents:
diff changeset
181
a61af66fc99e Initial load
duke
parents:
diff changeset
182 //------------------------------make-------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
183 OopFlow *OopFlow::make( Arena *A, int max_size ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
184 short *callees = NEW_ARENA_ARRAY(A,short,max_size+1);
a61af66fc99e Initial load
duke
parents:
diff changeset
185 Node **defs = NEW_ARENA_ARRAY(A,Node*,max_size+1);
a61af66fc99e Initial load
duke
parents:
diff changeset
186 debug_only( memset(defs,0,(max_size+1)*sizeof(Node*)) );
a61af66fc99e Initial load
duke
parents:
diff changeset
187 OopFlow *flow = new (A) OopFlow(callees+1, defs+1);
a61af66fc99e Initial load
duke
parents:
diff changeset
188 assert( &flow->_callees[OptoReg::Bad] == callees, "Ok to index at OptoReg::Bad" );
a61af66fc99e Initial load
duke
parents:
diff changeset
189 assert( &flow->_defs [OptoReg::Bad] == defs , "Ok to index at OptoReg::Bad" );
a61af66fc99e Initial load
duke
parents:
diff changeset
190 return flow;
a61af66fc99e Initial load
duke
parents:
diff changeset
191 }
a61af66fc99e Initial load
duke
parents:
diff changeset
192
a61af66fc99e Initial load
duke
parents:
diff changeset
193 //------------------------------bit twiddlers----------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
194 static int get_live_bit( int *live, int reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
195 return live[reg>>LogBitsPerInt] & (1<<(reg&(BitsPerInt-1))); }
a61af66fc99e Initial load
duke
parents:
diff changeset
196 static void set_live_bit( int *live, int reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
197 live[reg>>LogBitsPerInt] |= (1<<(reg&(BitsPerInt-1))); }
a61af66fc99e Initial load
duke
parents:
diff changeset
198 static void clr_live_bit( int *live, int reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
199 live[reg>>LogBitsPerInt] &= ~(1<<(reg&(BitsPerInt-1))); }
a61af66fc99e Initial load
duke
parents:
diff changeset
200
a61af66fc99e Initial load
duke
parents:
diff changeset
201 //------------------------------build_oop_map----------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
202 // Build an oopmap from the current flow info
a61af66fc99e Initial load
duke
parents:
diff changeset
203 OopMap *OopFlow::build_oop_map( Node *n, int max_reg, PhaseRegAlloc *regalloc, int* live ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
204 int framesize = regalloc->_framesize;
a61af66fc99e Initial load
duke
parents:
diff changeset
205 int max_inarg_slot = OptoReg::reg2stack(regalloc->_matcher._new_SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
206 debug_only( char *dup_check = NEW_RESOURCE_ARRAY(char,OptoReg::stack0());
a61af66fc99e Initial load
duke
parents:
diff changeset
207 memset(dup_check,0,OptoReg::stack0()) );
a61af66fc99e Initial load
duke
parents:
diff changeset
208
a61af66fc99e Initial load
duke
parents:
diff changeset
209 OopMap *omap = new OopMap( framesize, max_inarg_slot );
a61af66fc99e Initial load
duke
parents:
diff changeset
210 MachCallNode *mcall = n->is_MachCall() ? n->as_MachCall() : NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
211 JVMState* jvms = n->jvms();
a61af66fc99e Initial load
duke
parents:
diff changeset
212
a61af66fc99e Initial load
duke
parents:
diff changeset
213 // For all registers do...
a61af66fc99e Initial load
duke
parents:
diff changeset
214 for( int reg=0; reg<max_reg; reg++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
215 if( get_live_bit(live,reg) == 0 )
a61af66fc99e Initial load
duke
parents:
diff changeset
216 continue; // Ignore if not live
a61af66fc99e Initial load
duke
parents:
diff changeset
217
a61af66fc99e Initial load
duke
parents:
diff changeset
218 // %%% C2 can use 2 OptoRegs when the physical register is only one 64bit
a61af66fc99e Initial load
duke
parents:
diff changeset
219 // register in that case we'll get an non-concrete register for the second
a61af66fc99e Initial load
duke
parents:
diff changeset
220 // half. We only need to tell the map the register once!
a61af66fc99e Initial load
duke
parents:
diff changeset
221 //
a61af66fc99e Initial load
duke
parents:
diff changeset
222 // However for the moment we disable this change and leave things as they
a61af66fc99e Initial load
duke
parents:
diff changeset
223 // were.
a61af66fc99e Initial load
duke
parents:
diff changeset
224
a61af66fc99e Initial load
duke
parents:
diff changeset
225 VMReg r = OptoReg::as_VMReg(OptoReg::Name(reg), framesize, max_inarg_slot);
a61af66fc99e Initial load
duke
parents:
diff changeset
226
a61af66fc99e Initial load
duke
parents:
diff changeset
227 if (false && r->is_reg() && !r->is_concrete()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
228 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
229 }
a61af66fc99e Initial load
duke
parents:
diff changeset
230
a61af66fc99e Initial load
duke
parents:
diff changeset
231 // See if dead (no reaching def).
a61af66fc99e Initial load
duke
parents:
diff changeset
232 Node *def = _defs[reg]; // Get reaching def
a61af66fc99e Initial load
duke
parents:
diff changeset
233 assert( def, "since live better have reaching def" );
a61af66fc99e Initial load
duke
parents:
diff changeset
234
a61af66fc99e Initial load
duke
parents:
diff changeset
235 // Classify the reaching def as oop, derived, callee-save, dead, or other
a61af66fc99e Initial load
duke
parents:
diff changeset
236 const Type *t = def->bottom_type();
a61af66fc99e Initial load
duke
parents:
diff changeset
237 if( t->isa_oop_ptr() ) { // Oop or derived?
a61af66fc99e Initial load
duke
parents:
diff changeset
238 assert( !OptoReg::is_valid(_callees[reg]), "oop can't be callee save" );
a61af66fc99e Initial load
duke
parents:
diff changeset
239 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
240 // 64-bit pointers record oop-ishness on 2 aligned adjacent registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
241 // Make sure both are record from the same reaching def, but do not
a61af66fc99e Initial load
duke
parents:
diff changeset
242 // put both into the oopmap.
a61af66fc99e Initial load
duke
parents:
diff changeset
243 if( (reg&1) == 1 ) { // High half of oop-pair?
a61af66fc99e Initial load
duke
parents:
diff changeset
244 assert( _defs[reg-1] == _defs[reg], "both halves from same reaching def" );
a61af66fc99e Initial load
duke
parents:
diff changeset
245 continue; // Do not record high parts in oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
246 }
a61af66fc99e Initial load
duke
parents:
diff changeset
247 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
248
a61af66fc99e Initial load
duke
parents:
diff changeset
249 // Check for a legal reg name in the oopMap and bailout if it is not.
a61af66fc99e Initial load
duke
parents:
diff changeset
250 if (!omap->legal_vm_reg_name(r)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
251 regalloc->C->record_method_not_compilable("illegal oopMap register name");
a61af66fc99e Initial load
duke
parents:
diff changeset
252 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
253 }
a61af66fc99e Initial load
duke
parents:
diff changeset
254 if( t->is_ptr()->_offset == 0 ) { // Not derived?
a61af66fc99e Initial load
duke
parents:
diff changeset
255 if( mcall ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
256 // Outgoing argument GC mask responsibility belongs to the callee,
a61af66fc99e Initial load
duke
parents:
diff changeset
257 // not the caller. Inspect the inputs to the call, to see if
a61af66fc99e Initial load
duke
parents:
diff changeset
258 // this live-range is one of them.
a61af66fc99e Initial load
duke
parents:
diff changeset
259 uint cnt = mcall->tf()->domain()->cnt();
a61af66fc99e Initial load
duke
parents:
diff changeset
260 uint j;
a61af66fc99e Initial load
duke
parents:
diff changeset
261 for( j = TypeFunc::Parms; j < cnt; j++)
a61af66fc99e Initial load
duke
parents:
diff changeset
262 if( mcall->in(j) == def )
a61af66fc99e Initial load
duke
parents:
diff changeset
263 break; // reaching def is an argument oop
a61af66fc99e Initial load
duke
parents:
diff changeset
264 if( j < cnt ) // arg oops dont go in GC map
a61af66fc99e Initial load
duke
parents:
diff changeset
265 continue; // Continue on to the next register
a61af66fc99e Initial load
duke
parents:
diff changeset
266 }
a61af66fc99e Initial load
duke
parents:
diff changeset
267 omap->set_oop(r);
a61af66fc99e Initial load
duke
parents:
diff changeset
268 } else { // Else it's derived.
a61af66fc99e Initial load
duke
parents:
diff changeset
269 // Find the base of the derived value.
a61af66fc99e Initial load
duke
parents:
diff changeset
270 uint i;
a61af66fc99e Initial load
duke
parents:
diff changeset
271 // Fast, common case, scan
a61af66fc99e Initial load
duke
parents:
diff changeset
272 for( i = jvms->oopoff(); i < n->req(); i+=2 )
a61af66fc99e Initial load
duke
parents:
diff changeset
273 if( n->in(i) == def ) break; // Common case
a61af66fc99e Initial load
duke
parents:
diff changeset
274 if( i == n->req() ) { // Missed, try a more generous scan
a61af66fc99e Initial load
duke
parents:
diff changeset
275 // Scan again, but this time peek through copies
a61af66fc99e Initial load
duke
parents:
diff changeset
276 for( i = jvms->oopoff(); i < n->req(); i+=2 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
277 Node *m = n->in(i); // Get initial derived value
a61af66fc99e Initial load
duke
parents:
diff changeset
278 while( 1 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
279 Node *d = def; // Get initial reaching def
a61af66fc99e Initial load
duke
parents:
diff changeset
280 while( 1 ) { // Follow copies of reaching def to end
a61af66fc99e Initial load
duke
parents:
diff changeset
281 if( m == d ) goto found; // breaks 3 loops
a61af66fc99e Initial load
duke
parents:
diff changeset
282 int idx = d->is_Copy();
a61af66fc99e Initial load
duke
parents:
diff changeset
283 if( !idx ) break;
a61af66fc99e Initial load
duke
parents:
diff changeset
284 d = d->in(idx); // Link through copy
a61af66fc99e Initial load
duke
parents:
diff changeset
285 }
a61af66fc99e Initial load
duke
parents:
diff changeset
286 int idx = m->is_Copy();
a61af66fc99e Initial load
duke
parents:
diff changeset
287 if( !idx ) break;
a61af66fc99e Initial load
duke
parents:
diff changeset
288 m = m->in(idx);
a61af66fc99e Initial load
duke
parents:
diff changeset
289 }
a61af66fc99e Initial load
duke
parents:
diff changeset
290 }
a61af66fc99e Initial load
duke
parents:
diff changeset
291 guarantee( 0, "must find derived/base pair" );
a61af66fc99e Initial load
duke
parents:
diff changeset
292 }
a61af66fc99e Initial load
duke
parents:
diff changeset
293 found: ;
a61af66fc99e Initial load
duke
parents:
diff changeset
294 Node *base = n->in(i+1); // Base is other half of pair
a61af66fc99e Initial load
duke
parents:
diff changeset
295 int breg = regalloc->get_reg_first(base);
a61af66fc99e Initial load
duke
parents:
diff changeset
296 VMReg b = OptoReg::as_VMReg(OptoReg::Name(breg), framesize, max_inarg_slot);
a61af66fc99e Initial load
duke
parents:
diff changeset
297
a61af66fc99e Initial load
duke
parents:
diff changeset
298 // I record liveness at safepoints BEFORE I make the inputs
a61af66fc99e Initial load
duke
parents:
diff changeset
299 // live. This is because argument oops are NOT live at a
a61af66fc99e Initial load
duke
parents:
diff changeset
300 // safepoint (or at least they cannot appear in the oopmap).
a61af66fc99e Initial load
duke
parents:
diff changeset
301 // Thus bases of base/derived pairs might not be in the
a61af66fc99e Initial load
duke
parents:
diff changeset
302 // liveness data but they need to appear in the oopmap.
a61af66fc99e Initial load
duke
parents:
diff changeset
303 if( get_live_bit(live,breg) == 0 ) {// Not live?
a61af66fc99e Initial load
duke
parents:
diff changeset
304 // Flag it, so next derived pointer won't re-insert into oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
305 set_live_bit(live,breg);
a61af66fc99e Initial load
duke
parents:
diff changeset
306 // Already missed our turn?
a61af66fc99e Initial load
duke
parents:
diff changeset
307 if( breg < reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
308 if (b->is_stack() || b->is_concrete() || true ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
309 omap->set_oop( b);
a61af66fc99e Initial load
duke
parents:
diff changeset
310 }
a61af66fc99e Initial load
duke
parents:
diff changeset
311 }
a61af66fc99e Initial load
duke
parents:
diff changeset
312 }
a61af66fc99e Initial load
duke
parents:
diff changeset
313 if (b->is_stack() || b->is_concrete() || true ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
314 omap->set_derived_oop( r, b);
a61af66fc99e Initial load
duke
parents:
diff changeset
315 }
a61af66fc99e Initial load
duke
parents:
diff changeset
316 }
a61af66fc99e Initial load
duke
parents:
diff changeset
317
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
318 } else if( t->isa_narrowoop() ) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
319 assert( !OptoReg::is_valid(_callees[reg]), "oop can't be callee save" );
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
320 // Check for a legal reg name in the oopMap and bailout if it is not.
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
321 if (!omap->legal_vm_reg_name(r)) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
322 regalloc->C->record_method_not_compilable("illegal oopMap register name");
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
323 continue;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
324 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
325 if( mcall ) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
326 // Outgoing argument GC mask responsibility belongs to the callee,
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
327 // not the caller. Inspect the inputs to the call, to see if
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
328 // this live-range is one of them.
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
329 uint cnt = mcall->tf()->domain()->cnt();
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
330 uint j;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
331 for( j = TypeFunc::Parms; j < cnt; j++)
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
332 if( mcall->in(j) == def )
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
333 break; // reaching def is an argument oop
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
334 if( j < cnt ) // arg oops dont go in GC map
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
335 continue; // Continue on to the next register
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
336 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
337 omap->set_narrowoop(r);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
338 } else if( OptoReg::is_valid(_callees[reg])) { // callee-save?
a61af66fc99e Initial load
duke
parents:
diff changeset
339 // It's a callee-save value
a61af66fc99e Initial load
duke
parents:
diff changeset
340 assert( dup_check[_callees[reg]]==0, "trying to callee save same reg twice" );
a61af66fc99e Initial load
duke
parents:
diff changeset
341 debug_only( dup_check[_callees[reg]]=1; )
a61af66fc99e Initial load
duke
parents:
diff changeset
342 VMReg callee = OptoReg::as_VMReg(OptoReg::Name(_callees[reg]));
a61af66fc99e Initial load
duke
parents:
diff changeset
343 if ( callee->is_concrete() || true ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
344 omap->set_callee_saved( r, callee);
a61af66fc99e Initial load
duke
parents:
diff changeset
345 }
a61af66fc99e Initial load
duke
parents:
diff changeset
346
a61af66fc99e Initial load
duke
parents:
diff changeset
347 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
348 // Other - some reaching non-oop value
a61af66fc99e Initial load
duke
parents:
diff changeset
349 omap->set_value( r);
a61af66fc99e Initial load
duke
parents:
diff changeset
350 }
a61af66fc99e Initial load
duke
parents:
diff changeset
351
a61af66fc99e Initial load
duke
parents:
diff changeset
352 }
a61af66fc99e Initial load
duke
parents:
diff changeset
353
a61af66fc99e Initial load
duke
parents:
diff changeset
354 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
355 /* Nice, Intel-only assert
a61af66fc99e Initial load
duke
parents:
diff changeset
356 int cnt_callee_saves=0;
a61af66fc99e Initial load
duke
parents:
diff changeset
357 int reg2 = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
358 while (OptoReg::is_reg(reg2)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
359 if( dup_check[reg2] != 0) cnt_callee_saves++;
a61af66fc99e Initial load
duke
parents:
diff changeset
360 assert( cnt_callee_saves==3 || cnt_callee_saves==5, "missed some callee-save" );
a61af66fc99e Initial load
duke
parents:
diff changeset
361 reg2++;
a61af66fc99e Initial load
duke
parents:
diff changeset
362 }
a61af66fc99e Initial load
duke
parents:
diff changeset
363 */
a61af66fc99e Initial load
duke
parents:
diff changeset
364 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
365
a61af66fc99e Initial load
duke
parents:
diff changeset
366 return omap;
a61af66fc99e Initial load
duke
parents:
diff changeset
367 }
a61af66fc99e Initial load
duke
parents:
diff changeset
368
a61af66fc99e Initial load
duke
parents:
diff changeset
369 //------------------------------do_liveness------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
370 // Compute backwards liveness on registers
a61af66fc99e Initial load
duke
parents:
diff changeset
371 static void do_liveness( PhaseRegAlloc *regalloc, PhaseCFG *cfg, Block_List *worklist, int max_reg_ints, Arena *A, Dict *safehash ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
372 int *live = NEW_ARENA_ARRAY(A, int, (cfg->_num_blocks+1) * max_reg_ints);
a61af66fc99e Initial load
duke
parents:
diff changeset
373 int *tmp_live = &live[cfg->_num_blocks * max_reg_ints];
a61af66fc99e Initial load
duke
parents:
diff changeset
374 Node *root = cfg->C->root();
a61af66fc99e Initial load
duke
parents:
diff changeset
375 // On CISC platforms, get the node representing the stack pointer that regalloc
a61af66fc99e Initial load
duke
parents:
diff changeset
376 // used for spills
a61af66fc99e Initial load
duke
parents:
diff changeset
377 Node *fp = NodeSentinel;
a61af66fc99e Initial load
duke
parents:
diff changeset
378 if (UseCISCSpill && root->req() > 1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
379 fp = root->in(1)->in(TypeFunc::FramePtr);
a61af66fc99e Initial load
duke
parents:
diff changeset
380 }
a61af66fc99e Initial load
duke
parents:
diff changeset
381 memset( live, 0, cfg->_num_blocks * (max_reg_ints<<LogBytesPerInt) );
a61af66fc99e Initial load
duke
parents:
diff changeset
382 // Push preds onto worklist
a61af66fc99e Initial load
duke
parents:
diff changeset
383 for( uint i=1; i<root->req(); i++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
384 worklist->push(cfg->_bbs[root->in(i)->_idx]);
a61af66fc99e Initial load
duke
parents:
diff changeset
385
a61af66fc99e Initial load
duke
parents:
diff changeset
386 // ZKM.jar includes tiny infinite loops which are unreached from below.
a61af66fc99e Initial load
duke
parents:
diff changeset
387 // If we missed any blocks, we'll retry here after pushing all missed
a61af66fc99e Initial load
duke
parents:
diff changeset
388 // blocks on the worklist. Normally this outer loop never trips more
a61af66fc99e Initial load
duke
parents:
diff changeset
389 // than once.
a61af66fc99e Initial load
duke
parents:
diff changeset
390 while( 1 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
391
a61af66fc99e Initial load
duke
parents:
diff changeset
392 while( worklist->size() ) { // Standard worklist algorithm
a61af66fc99e Initial load
duke
parents:
diff changeset
393 Block *b = worklist->rpop();
a61af66fc99e Initial load
duke
parents:
diff changeset
394
a61af66fc99e Initial load
duke
parents:
diff changeset
395 // Copy first successor into my tmp_live space
a61af66fc99e Initial load
duke
parents:
diff changeset
396 int s0num = b->_succs[0]->_pre_order;
a61af66fc99e Initial load
duke
parents:
diff changeset
397 int *t = &live[s0num*max_reg_ints];
a61af66fc99e Initial load
duke
parents:
diff changeset
398 for( int i=0; i<max_reg_ints; i++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
399 tmp_live[i] = t[i];
a61af66fc99e Initial load
duke
parents:
diff changeset
400
a61af66fc99e Initial load
duke
parents:
diff changeset
401 // OR in the remaining live registers
a61af66fc99e Initial load
duke
parents:
diff changeset
402 for( uint j=1; j<b->_num_succs; j++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
403 uint sjnum = b->_succs[j]->_pre_order;
a61af66fc99e Initial load
duke
parents:
diff changeset
404 int *t = &live[sjnum*max_reg_ints];
a61af66fc99e Initial load
duke
parents:
diff changeset
405 for( int i=0; i<max_reg_ints; i++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
406 tmp_live[i] |= t[i];
a61af66fc99e Initial load
duke
parents:
diff changeset
407 }
a61af66fc99e Initial load
duke
parents:
diff changeset
408
a61af66fc99e Initial load
duke
parents:
diff changeset
409 // Now walk tmp_live up the block backwards, computing live
a61af66fc99e Initial load
duke
parents:
diff changeset
410 for( int k=b->_nodes.size()-1; k>=0; k-- ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
411 Node *n = b->_nodes[k];
a61af66fc99e Initial load
duke
parents:
diff changeset
412 // KILL def'd bits
a61af66fc99e Initial load
duke
parents:
diff changeset
413 int first = regalloc->get_reg_first(n);
a61af66fc99e Initial load
duke
parents:
diff changeset
414 int second = regalloc->get_reg_second(n);
a61af66fc99e Initial load
duke
parents:
diff changeset
415 if( OptoReg::is_valid(first) ) clr_live_bit(tmp_live,first);
a61af66fc99e Initial load
duke
parents:
diff changeset
416 if( OptoReg::is_valid(second) ) clr_live_bit(tmp_live,second);
a61af66fc99e Initial load
duke
parents:
diff changeset
417
a61af66fc99e Initial load
duke
parents:
diff changeset
418 MachNode *m = n->is_Mach() ? n->as_Mach() : NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
419
a61af66fc99e Initial load
duke
parents:
diff changeset
420 // Check if m is potentially a CISC alternate instruction (i.e, possibly
a61af66fc99e Initial load
duke
parents:
diff changeset
421 // synthesized by RegAlloc from a conventional instruction and a
a61af66fc99e Initial load
duke
parents:
diff changeset
422 // spilled input)
a61af66fc99e Initial load
duke
parents:
diff changeset
423 bool is_cisc_alternate = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
424 if (UseCISCSpill && m) {
a61af66fc99e Initial load
duke
parents:
diff changeset
425 is_cisc_alternate = m->is_cisc_alternate();
a61af66fc99e Initial load
duke
parents:
diff changeset
426 }
a61af66fc99e Initial load
duke
parents:
diff changeset
427
a61af66fc99e Initial load
duke
parents:
diff changeset
428 // GEN use'd bits
a61af66fc99e Initial load
duke
parents:
diff changeset
429 for( uint l=1; l<n->req(); l++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
430 Node *def = n->in(l);
a61af66fc99e Initial load
duke
parents:
diff changeset
431 assert(def != 0, "input edge required");
a61af66fc99e Initial load
duke
parents:
diff changeset
432 int first = regalloc->get_reg_first(def);
a61af66fc99e Initial load
duke
parents:
diff changeset
433 int second = regalloc->get_reg_second(def);
a61af66fc99e Initial load
duke
parents:
diff changeset
434 if( OptoReg::is_valid(first) ) set_live_bit(tmp_live,first);
a61af66fc99e Initial load
duke
parents:
diff changeset
435 if( OptoReg::is_valid(second) ) set_live_bit(tmp_live,second);
a61af66fc99e Initial load
duke
parents:
diff changeset
436 // If we use the stack pointer in a cisc-alternative instruction,
a61af66fc99e Initial load
duke
parents:
diff changeset
437 // check for use as a memory operand. Then reconstruct the RegName
a61af66fc99e Initial load
duke
parents:
diff changeset
438 // for this stack location, and set the appropriate bit in the
a61af66fc99e Initial load
duke
parents:
diff changeset
439 // live vector 4987749.
a61af66fc99e Initial load
duke
parents:
diff changeset
440 if (is_cisc_alternate && def == fp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
441 const TypePtr *adr_type = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
442 intptr_t offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
443 const Node* base = m->get_base_and_disp(offset, adr_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
444 if (base == NodeSentinel) {
a61af66fc99e Initial load
duke
parents:
diff changeset
445 // Machnode has multiple memory inputs. We are unable to reason
a61af66fc99e Initial load
duke
parents:
diff changeset
446 // with these, but are presuming (with trepidation) that not any of
a61af66fc99e Initial load
duke
parents:
diff changeset
447 // them are oops. This can be fixed by making get_base_and_disp()
a61af66fc99e Initial load
duke
parents:
diff changeset
448 // look at a specific input instead of all inputs.
a61af66fc99e Initial load
duke
parents:
diff changeset
449 assert(!def->bottom_type()->isa_oop_ptr(), "expecting non-oop mem input");
a61af66fc99e Initial load
duke
parents:
diff changeset
450 } else if (base != fp || offset == Type::OffsetBot) {
a61af66fc99e Initial load
duke
parents:
diff changeset
451 // Do nothing: the fp operand is either not from a memory use
a61af66fc99e Initial load
duke
parents:
diff changeset
452 // (base == NULL) OR the fp is used in a non-memory context
a61af66fc99e Initial load
duke
parents:
diff changeset
453 // (base is some other register) OR the offset is not constant,
a61af66fc99e Initial load
duke
parents:
diff changeset
454 // so it is not a stack slot.
a61af66fc99e Initial load
duke
parents:
diff changeset
455 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
456 assert(offset >= 0, "unexpected negative offset");
a61af66fc99e Initial load
duke
parents:
diff changeset
457 offset -= (offset % jintSize); // count the whole word
a61af66fc99e Initial load
duke
parents:
diff changeset
458 int stack_reg = regalloc->offset2reg(offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
459 if (OptoReg::is_stack(stack_reg)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
460 set_live_bit(tmp_live, stack_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
461 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
462 assert(false, "stack_reg not on stack?");
a61af66fc99e Initial load
duke
parents:
diff changeset
463 }
a61af66fc99e Initial load
duke
parents:
diff changeset
464 }
a61af66fc99e Initial load
duke
parents:
diff changeset
465 }
a61af66fc99e Initial load
duke
parents:
diff changeset
466 }
a61af66fc99e Initial load
duke
parents:
diff changeset
467
a61af66fc99e Initial load
duke
parents:
diff changeset
468 if( n->jvms() ) { // Record liveness at safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
469
a61af66fc99e Initial load
duke
parents:
diff changeset
470 // This placement of this stanza means inputs to calls are
a61af66fc99e Initial load
duke
parents:
diff changeset
471 // considered live at the callsite's OopMap. Argument oops are
a61af66fc99e Initial load
duke
parents:
diff changeset
472 // hence live, but NOT included in the oopmap. See cutout in
a61af66fc99e Initial load
duke
parents:
diff changeset
473 // build_oop_map. Debug oops are live (and in OopMap).
a61af66fc99e Initial load
duke
parents:
diff changeset
474 int *n_live = NEW_ARENA_ARRAY(A, int, max_reg_ints);
a61af66fc99e Initial load
duke
parents:
diff changeset
475 for( int l=0; l<max_reg_ints; l++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
476 n_live[l] = tmp_live[l];
a61af66fc99e Initial load
duke
parents:
diff changeset
477 safehash->Insert(n,n_live);
a61af66fc99e Initial load
duke
parents:
diff changeset
478 }
a61af66fc99e Initial load
duke
parents:
diff changeset
479
a61af66fc99e Initial load
duke
parents:
diff changeset
480 }
a61af66fc99e Initial load
duke
parents:
diff changeset
481
a61af66fc99e Initial load
duke
parents:
diff changeset
482 // Now at block top, see if we have any changes. If so, propagate
a61af66fc99e Initial load
duke
parents:
diff changeset
483 // to prior blocks.
a61af66fc99e Initial load
duke
parents:
diff changeset
484 int *old_live = &live[b->_pre_order*max_reg_ints];
a61af66fc99e Initial load
duke
parents:
diff changeset
485 int l;
a61af66fc99e Initial load
duke
parents:
diff changeset
486 for( l=0; l<max_reg_ints; l++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
487 if( tmp_live[l] != old_live[l] )
a61af66fc99e Initial load
duke
parents:
diff changeset
488 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
489 if( l<max_reg_ints ) { // Change!
a61af66fc99e Initial load
duke
parents:
diff changeset
490 // Copy in new value
a61af66fc99e Initial load
duke
parents:
diff changeset
491 for( l=0; l<max_reg_ints; l++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
492 old_live[l] = tmp_live[l];
a61af66fc99e Initial load
duke
parents:
diff changeset
493 // Push preds onto worklist
a61af66fc99e Initial load
duke
parents:
diff changeset
494 for( l=1; l<(int)b->num_preds(); l++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
495 worklist->push(cfg->_bbs[b->pred(l)->_idx]);
a61af66fc99e Initial load
duke
parents:
diff changeset
496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
497 }
a61af66fc99e Initial load
duke
parents:
diff changeset
498
a61af66fc99e Initial load
duke
parents:
diff changeset
499 // Scan for any missing safepoints. Happens to infinite loops
a61af66fc99e Initial load
duke
parents:
diff changeset
500 // ala ZKM.jar
a61af66fc99e Initial load
duke
parents:
diff changeset
501 uint i;
a61af66fc99e Initial load
duke
parents:
diff changeset
502 for( i=1; i<cfg->_num_blocks; i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
503 Block *b = cfg->_blocks[i];
a61af66fc99e Initial load
duke
parents:
diff changeset
504 uint j;
a61af66fc99e Initial load
duke
parents:
diff changeset
505 for( j=1; j<b->_nodes.size(); j++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
506 if( b->_nodes[j]->jvms() &&
a61af66fc99e Initial load
duke
parents:
diff changeset
507 (*safehash)[b->_nodes[j]] == NULL )
a61af66fc99e Initial load
duke
parents:
diff changeset
508 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
509 if( j<b->_nodes.size() ) break;
a61af66fc99e Initial load
duke
parents:
diff changeset
510 }
a61af66fc99e Initial load
duke
parents:
diff changeset
511 if( i == cfg->_num_blocks )
a61af66fc99e Initial load
duke
parents:
diff changeset
512 break; // Got 'em all
a61af66fc99e Initial load
duke
parents:
diff changeset
513 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
514 if( PrintOpto && Verbose )
a61af66fc99e Initial load
duke
parents:
diff changeset
515 tty->print_cr("retripping live calc");
a61af66fc99e Initial load
duke
parents:
diff changeset
516 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
517 // Force the issue (expensively): recheck everybody
a61af66fc99e Initial load
duke
parents:
diff changeset
518 for( i=1; i<cfg->_num_blocks; i++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
519 worklist->push(cfg->_blocks[i]);
a61af66fc99e Initial load
duke
parents:
diff changeset
520 }
a61af66fc99e Initial load
duke
parents:
diff changeset
521
a61af66fc99e Initial load
duke
parents:
diff changeset
522 }
a61af66fc99e Initial load
duke
parents:
diff changeset
523
a61af66fc99e Initial load
duke
parents:
diff changeset
524 //------------------------------BuildOopMaps-----------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
525 // Collect GC mask info - where are all the OOPs?
a61af66fc99e Initial load
duke
parents:
diff changeset
526 void Compile::BuildOopMaps() {
a61af66fc99e Initial load
duke
parents:
diff changeset
527 NOT_PRODUCT( TracePhase t3("bldOopMaps", &_t_buildOopMaps, TimeCompiler); )
a61af66fc99e Initial load
duke
parents:
diff changeset
528 // Can't resource-mark because I need to leave all those OopMaps around,
a61af66fc99e Initial load
duke
parents:
diff changeset
529 // or else I need to resource-mark some arena other than the default.
a61af66fc99e Initial load
duke
parents:
diff changeset
530 // ResourceMark rm; // Reclaim all OopFlows when done
a61af66fc99e Initial load
duke
parents:
diff changeset
531 int max_reg = _regalloc->_max_reg; // Current array extent
a61af66fc99e Initial load
duke
parents:
diff changeset
532
a61af66fc99e Initial load
duke
parents:
diff changeset
533 Arena *A = Thread::current()->resource_area();
a61af66fc99e Initial load
duke
parents:
diff changeset
534 Block_List worklist; // Worklist of pending blocks
a61af66fc99e Initial load
duke
parents:
diff changeset
535
a61af66fc99e Initial load
duke
parents:
diff changeset
536 int max_reg_ints = round_to(max_reg, BitsPerInt)>>LogBitsPerInt;
a61af66fc99e Initial load
duke
parents:
diff changeset
537 Dict *safehash = NULL; // Used for assert only
a61af66fc99e Initial load
duke
parents:
diff changeset
538 // Compute a backwards liveness per register. Needs a bitarray of
a61af66fc99e Initial load
duke
parents:
diff changeset
539 // #blocks x (#registers, rounded up to ints)
a61af66fc99e Initial load
duke
parents:
diff changeset
540 safehash = new Dict(cmpkey,hashkey,A);
a61af66fc99e Initial load
duke
parents:
diff changeset
541 do_liveness( _regalloc, _cfg, &worklist, max_reg_ints, A, safehash );
a61af66fc99e Initial load
duke
parents:
diff changeset
542 OopFlow *free_list = NULL; // Free, unused
a61af66fc99e Initial load
duke
parents:
diff changeset
543
a61af66fc99e Initial load
duke
parents:
diff changeset
544 // Array mapping blocks to completed oopflows
a61af66fc99e Initial load
duke
parents:
diff changeset
545 OopFlow **flows = NEW_ARENA_ARRAY(A, OopFlow*, _cfg->_num_blocks);
a61af66fc99e Initial load
duke
parents:
diff changeset
546 memset( flows, 0, _cfg->_num_blocks*sizeof(OopFlow*) );
a61af66fc99e Initial load
duke
parents:
diff changeset
547
a61af66fc99e Initial load
duke
parents:
diff changeset
548
a61af66fc99e Initial load
duke
parents:
diff changeset
549 // Do the first block 'by hand' to prime the worklist
a61af66fc99e Initial load
duke
parents:
diff changeset
550 Block *entry = _cfg->_blocks[1];
a61af66fc99e Initial load
duke
parents:
diff changeset
551 OopFlow *rootflow = OopFlow::make(A,max_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
552 // Initialize to 'bottom' (not 'top')
a61af66fc99e Initial load
duke
parents:
diff changeset
553 memset( rootflow->_callees, OptoReg::Bad, max_reg*sizeof(short) );
a61af66fc99e Initial load
duke
parents:
diff changeset
554 memset( rootflow->_defs , 0, max_reg*sizeof(Node*) );
a61af66fc99e Initial load
duke
parents:
diff changeset
555 flows[entry->_pre_order] = rootflow;
a61af66fc99e Initial load
duke
parents:
diff changeset
556
a61af66fc99e Initial load
duke
parents:
diff changeset
557 // Do the first block 'by hand' to prime the worklist
a61af66fc99e Initial load
duke
parents:
diff changeset
558 rootflow->_b = entry;
a61af66fc99e Initial load
duke
parents:
diff changeset
559 rootflow->compute_reach( _regalloc, max_reg, safehash );
a61af66fc99e Initial load
duke
parents:
diff changeset
560 for( uint i=0; i<entry->_num_succs; i++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
561 worklist.push(entry->_succs[i]);
a61af66fc99e Initial load
duke
parents:
diff changeset
562
a61af66fc99e Initial load
duke
parents:
diff changeset
563 // Now worklist contains blocks which have some, but perhaps not all,
a61af66fc99e Initial load
duke
parents:
diff changeset
564 // predecessors visited.
a61af66fc99e Initial load
duke
parents:
diff changeset
565 while( worklist.size() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
566 // Scan for a block with all predecessors visited, or any randoms slob
a61af66fc99e Initial load
duke
parents:
diff changeset
567 // otherwise. All-preds-visited order allows me to recycle OopFlow
a61af66fc99e Initial load
duke
parents:
diff changeset
568 // structures rapidly and cut down on the memory footprint.
a61af66fc99e Initial load
duke
parents:
diff changeset
569 // Note: not all predecessors might be visited yet (must happen for
a61af66fc99e Initial load
duke
parents:
diff changeset
570 // irreducible loops). This is OK, since every live value must have the
a61af66fc99e Initial load
duke
parents:
diff changeset
571 // SAME reaching def for the block, so any reaching def is OK.
a61af66fc99e Initial load
duke
parents:
diff changeset
572 uint i;
a61af66fc99e Initial load
duke
parents:
diff changeset
573
a61af66fc99e Initial load
duke
parents:
diff changeset
574 Block *b = worklist.pop();
a61af66fc99e Initial load
duke
parents:
diff changeset
575 // Ignore root block
a61af66fc99e Initial load
duke
parents:
diff changeset
576 if( b == _cfg->_broot ) continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
577 // Block is already done? Happens if block has several predecessors,
a61af66fc99e Initial load
duke
parents:
diff changeset
578 // he can get on the worklist more than once.
a61af66fc99e Initial load
duke
parents:
diff changeset
579 if( flows[b->_pre_order] ) continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
580
a61af66fc99e Initial load
duke
parents:
diff changeset
581 // If this block has a visited predecessor AND that predecessor has this
a61af66fc99e Initial load
duke
parents:
diff changeset
582 // last block as his only undone child, we can move the OopFlow from the
a61af66fc99e Initial load
duke
parents:
diff changeset
583 // pred to this block. Otherwise we have to grab a new OopFlow.
a61af66fc99e Initial load
duke
parents:
diff changeset
584 OopFlow *flow = NULL; // Flag for finding optimized flow
a61af66fc99e Initial load
duke
parents:
diff changeset
585 Block *pred = (Block*)0xdeadbeef;
a61af66fc99e Initial load
duke
parents:
diff changeset
586 uint j;
a61af66fc99e Initial load
duke
parents:
diff changeset
587 // Scan this block's preds to find a done predecessor
a61af66fc99e Initial load
duke
parents:
diff changeset
588 for( j=1; j<b->num_preds(); j++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
589 Block *p = _cfg->_bbs[b->pred(j)->_idx];
a61af66fc99e Initial load
duke
parents:
diff changeset
590 OopFlow *p_flow = flows[p->_pre_order];
a61af66fc99e Initial load
duke
parents:
diff changeset
591 if( p_flow ) { // Predecessor is done
a61af66fc99e Initial load
duke
parents:
diff changeset
592 assert( p_flow->_b == p, "cross check" );
a61af66fc99e Initial load
duke
parents:
diff changeset
593 pred = p; // Record some predecessor
a61af66fc99e Initial load
duke
parents:
diff changeset
594 // If all successors of p are done except for 'b', then we can carry
a61af66fc99e Initial load
duke
parents:
diff changeset
595 // p_flow forward to 'b' without copying, otherwise we have to draw
a61af66fc99e Initial load
duke
parents:
diff changeset
596 // from the free_list and clone data.
a61af66fc99e Initial load
duke
parents:
diff changeset
597 uint k;
a61af66fc99e Initial load
duke
parents:
diff changeset
598 for( k=0; k<p->_num_succs; k++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
599 if( !flows[p->_succs[k]->_pre_order] &&
a61af66fc99e Initial load
duke
parents:
diff changeset
600 p->_succs[k] != b )
a61af66fc99e Initial load
duke
parents:
diff changeset
601 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
602
a61af66fc99e Initial load
duke
parents:
diff changeset
603 // Either carry-forward the now-unused OopFlow for b's use
a61af66fc99e Initial load
duke
parents:
diff changeset
604 // or draw a new one from the free list
a61af66fc99e Initial load
duke
parents:
diff changeset
605 if( k==p->_num_succs ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
606 flow = p_flow;
a61af66fc99e Initial load
duke
parents:
diff changeset
607 break; // Found an ideal pred, use him
a61af66fc99e Initial load
duke
parents:
diff changeset
608 }
a61af66fc99e Initial load
duke
parents:
diff changeset
609 }
a61af66fc99e Initial load
duke
parents:
diff changeset
610 }
a61af66fc99e Initial load
duke
parents:
diff changeset
611
a61af66fc99e Initial load
duke
parents:
diff changeset
612 if( flow ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
613 // We have an OopFlow that's the last-use of a predecessor.
a61af66fc99e Initial load
duke
parents:
diff changeset
614 // Carry it forward.
a61af66fc99e Initial load
duke
parents:
diff changeset
615 } else { // Draw a new OopFlow from the freelist
a61af66fc99e Initial load
duke
parents:
diff changeset
616 if( !free_list )
a61af66fc99e Initial load
duke
parents:
diff changeset
617 free_list = OopFlow::make(A,max_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
618 flow = free_list;
a61af66fc99e Initial load
duke
parents:
diff changeset
619 assert( flow->_b == NULL, "oopFlow is not free" );
a61af66fc99e Initial load
duke
parents:
diff changeset
620 free_list = flow->_next;
a61af66fc99e Initial load
duke
parents:
diff changeset
621 flow->_next = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
622
a61af66fc99e Initial load
duke
parents:
diff changeset
623 // Copy/clone over the data
a61af66fc99e Initial load
duke
parents:
diff changeset
624 flow->clone(flows[pred->_pre_order], max_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
625 }
a61af66fc99e Initial load
duke
parents:
diff changeset
626
a61af66fc99e Initial load
duke
parents:
diff changeset
627 // Mark flow for block. Blocks can only be flowed over once,
a61af66fc99e Initial load
duke
parents:
diff changeset
628 // because after the first time they are guarded from entering
a61af66fc99e Initial load
duke
parents:
diff changeset
629 // this code again.
a61af66fc99e Initial load
duke
parents:
diff changeset
630 assert( flow->_b == pred, "have some prior flow" );
a61af66fc99e Initial load
duke
parents:
diff changeset
631 flow->_b = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
632
a61af66fc99e Initial load
duke
parents:
diff changeset
633 // Now push flow forward
a61af66fc99e Initial load
duke
parents:
diff changeset
634 flows[b->_pre_order] = flow;// Mark flow for this block
a61af66fc99e Initial load
duke
parents:
diff changeset
635 flow->_b = b;
a61af66fc99e Initial load
duke
parents:
diff changeset
636 flow->compute_reach( _regalloc, max_reg, safehash );
a61af66fc99e Initial load
duke
parents:
diff changeset
637
a61af66fc99e Initial load
duke
parents:
diff changeset
638 // Now push children onto worklist
a61af66fc99e Initial load
duke
parents:
diff changeset
639 for( i=0; i<b->_num_succs; i++ )
a61af66fc99e Initial load
duke
parents:
diff changeset
640 worklist.push(b->_succs[i]);
a61af66fc99e Initial load
duke
parents:
diff changeset
641
a61af66fc99e Initial load
duke
parents:
diff changeset
642 }
a61af66fc99e Initial load
duke
parents:
diff changeset
643 }