annotate src/cpu/x86/vm/assembler_x86_64.inline.hpp @ 71:3d62cb85208d

6662967: Optimize I2D conversion on new x86 Summary: Use CVTDQ2PS and CVTDQ2PD for integer values conversions to float and double values on new AMD cpu. Reviewed-by: sgoldman, never
author kvn
date Wed, 19 Mar 2008 15:33:25 -0700
parents a61af66fc99e
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
a61af66fc99e Initial load
duke
parents:
diff changeset
2 * Copyright 2003-2005 Sun Microsystems, Inc. All Rights Reserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 inline void Assembler::emit_long64(jlong x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
26 *(jlong*) _code_pos = x;
a61af66fc99e Initial load
duke
parents:
diff changeset
27 _code_pos += sizeof(jlong);
a61af66fc99e Initial load
duke
parents:
diff changeset
28 code_section()->set_end(_code_pos);
a61af66fc99e Initial load
duke
parents:
diff changeset
29 }
a61af66fc99e Initial load
duke
parents:
diff changeset
30
a61af66fc99e Initial load
duke
parents:
diff changeset
31 inline void MacroAssembler::pd_patch_instruction(address branch, address target) {
a61af66fc99e Initial load
duke
parents:
diff changeset
32 unsigned char op = branch[0];
a61af66fc99e Initial load
duke
parents:
diff changeset
33 assert(op == 0xE8 /* call */ ||
a61af66fc99e Initial load
duke
parents:
diff changeset
34 op == 0xE9 /* jmp */ ||
a61af66fc99e Initial load
duke
parents:
diff changeset
35 op == 0xEB /* short jmp */ ||
a61af66fc99e Initial load
duke
parents:
diff changeset
36 (op & 0xF0) == 0x70 /* short jcc */ ||
a61af66fc99e Initial load
duke
parents:
diff changeset
37 op == 0x0F && (branch[1] & 0xF0) == 0x80 /* jcc */,
a61af66fc99e Initial load
duke
parents:
diff changeset
38 "Invalid opcode at patch point");
a61af66fc99e Initial load
duke
parents:
diff changeset
39
a61af66fc99e Initial load
duke
parents:
diff changeset
40 if (op == 0xEB || (op & 0xF0) == 0x70) {
a61af66fc99e Initial load
duke
parents:
diff changeset
41 // short offset operators (jmp and jcc)
a61af66fc99e Initial load
duke
parents:
diff changeset
42 char* disp = (char*) &branch[1];
a61af66fc99e Initial load
duke
parents:
diff changeset
43 int imm8 = target - (address) &disp[1];
a61af66fc99e Initial load
duke
parents:
diff changeset
44 guarantee(this->is8bit(imm8), "Short forward jump exceeds 8-bit offset");
a61af66fc99e Initial load
duke
parents:
diff changeset
45 *disp = imm8;
a61af66fc99e Initial load
duke
parents:
diff changeset
46 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
47 int* disp = (int*) &branch[(op == 0x0F)? 2: 1];
a61af66fc99e Initial load
duke
parents:
diff changeset
48 int imm32 = target - (address) &disp[1];
a61af66fc99e Initial load
duke
parents:
diff changeset
49 *disp = imm32;
a61af66fc99e Initial load
duke
parents:
diff changeset
50 }
a61af66fc99e Initial load
duke
parents:
diff changeset
51 }
a61af66fc99e Initial load
duke
parents:
diff changeset
52
a61af66fc99e Initial load
duke
parents:
diff changeset
53 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
54 inline void MacroAssembler::pd_print_patched_instruction(address branch) {
a61af66fc99e Initial load
duke
parents:
diff changeset
55 const char* s;
a61af66fc99e Initial load
duke
parents:
diff changeset
56 unsigned char op = branch[0];
a61af66fc99e Initial load
duke
parents:
diff changeset
57 if (op == 0xE8) {
a61af66fc99e Initial load
duke
parents:
diff changeset
58 s = "call";
a61af66fc99e Initial load
duke
parents:
diff changeset
59 } else if (op == 0xE9 || op == 0xEB) {
a61af66fc99e Initial load
duke
parents:
diff changeset
60 s = "jmp";
a61af66fc99e Initial load
duke
parents:
diff changeset
61 } else if ((op & 0xF0) == 0x70) {
a61af66fc99e Initial load
duke
parents:
diff changeset
62 s = "jcc";
a61af66fc99e Initial load
duke
parents:
diff changeset
63 } else if (op == 0x0F) {
a61af66fc99e Initial load
duke
parents:
diff changeset
64 s = "jcc";
a61af66fc99e Initial load
duke
parents:
diff changeset
65 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
66 s = "????";
a61af66fc99e Initial load
duke
parents:
diff changeset
67 }
a61af66fc99e Initial load
duke
parents:
diff changeset
68 tty->print("%s (unresolved)", s);
a61af66fc99e Initial load
duke
parents:
diff changeset
69 }
a61af66fc99e Initial load
duke
parents:
diff changeset
70 #endif // ndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
71
a61af66fc99e Initial load
duke
parents:
diff changeset
72 inline void MacroAssembler::movptr(Address dst, intptr_t src) {
a61af66fc99e Initial load
duke
parents:
diff changeset
73 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
74 Assembler::mov64(dst, src);
a61af66fc99e Initial load
duke
parents:
diff changeset
75 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
76 Assembler::movl(dst, src);
a61af66fc99e Initial load
duke
parents:
diff changeset
77 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
78 }
a61af66fc99e Initial load
duke
parents:
diff changeset
79
a61af66fc99e Initial load
duke
parents:
diff changeset
80 inline void MacroAssembler::movptr(Register dst, intptr_t src) {
a61af66fc99e Initial load
duke
parents:
diff changeset
81 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
82 Assembler::mov64(dst, src);
a61af66fc99e Initial load
duke
parents:
diff changeset
83 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
84 Assembler::movl(dst, src);
a61af66fc99e Initial load
duke
parents:
diff changeset
85 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
86 }