annotate src/cpu/x86/vm/c1_Defs_x86.hpp @ 71:3d62cb85208d

6662967: Optimize I2D conversion on new x86 Summary: Use CVTDQ2PS and CVTDQ2PD for integer values conversions to float and double values on new AMD cpu. Reviewed-by: sgoldman, never
author kvn
date Wed, 19 Mar 2008 15:33:25 -0700
parents a61af66fc99e
children dc7f315e41f7
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
a61af66fc99e Initial load
duke
parents:
diff changeset
2 * Copyright 2000-2005 Sun Microsystems, Inc. All Rights Reserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 // native word offsets from memory address (little endian)
a61af66fc99e Initial load
duke
parents:
diff changeset
26 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
27 pd_lo_word_offset_in_bytes = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
28 pd_hi_word_offset_in_bytes = BytesPerWord
a61af66fc99e Initial load
duke
parents:
diff changeset
29 };
a61af66fc99e Initial load
duke
parents:
diff changeset
30
a61af66fc99e Initial load
duke
parents:
diff changeset
31 // explicit rounding operations are required to implement the strictFP mode
a61af66fc99e Initial load
duke
parents:
diff changeset
32 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
33 pd_strict_fp_requires_explicit_rounding = true
a61af66fc99e Initial load
duke
parents:
diff changeset
34 };
a61af66fc99e Initial load
duke
parents:
diff changeset
35
a61af66fc99e Initial load
duke
parents:
diff changeset
36
a61af66fc99e Initial load
duke
parents:
diff changeset
37 // registers
a61af66fc99e Initial load
duke
parents:
diff changeset
38 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
39 pd_nof_cpu_regs_frame_map = 8, // number of registers used during code emission
a61af66fc99e Initial load
duke
parents:
diff changeset
40 pd_nof_fpu_regs_frame_map = 8, // number of registers used during code emission
a61af66fc99e Initial load
duke
parents:
diff changeset
41 pd_nof_xmm_regs_frame_map = 8, // number of registers used during code emission
a61af66fc99e Initial load
duke
parents:
diff changeset
42 pd_nof_caller_save_cpu_regs_frame_map = 6, // number of registers killed by calls
a61af66fc99e Initial load
duke
parents:
diff changeset
43 pd_nof_caller_save_fpu_regs_frame_map = 8, // number of registers killed by calls
a61af66fc99e Initial load
duke
parents:
diff changeset
44 pd_nof_caller_save_xmm_regs_frame_map = 8, // number of registers killed by calls
a61af66fc99e Initial load
duke
parents:
diff changeset
45
a61af66fc99e Initial load
duke
parents:
diff changeset
46 pd_nof_cpu_regs_reg_alloc = 6, // number of registers that are visible to register allocator
a61af66fc99e Initial load
duke
parents:
diff changeset
47 pd_nof_fpu_regs_reg_alloc = 6, // number of registers that are visible to register allocator
a61af66fc99e Initial load
duke
parents:
diff changeset
48
a61af66fc99e Initial load
duke
parents:
diff changeset
49 pd_nof_cpu_regs_linearscan = 8, // number of registers visible to linear scan
a61af66fc99e Initial load
duke
parents:
diff changeset
50 pd_nof_fpu_regs_linearscan = 8, // number of registers visible to linear scan
a61af66fc99e Initial load
duke
parents:
diff changeset
51 pd_nof_xmm_regs_linearscan = 8, // number of registers visible to linear scan
a61af66fc99e Initial load
duke
parents:
diff changeset
52 pd_first_cpu_reg = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
53 pd_last_cpu_reg = 5,
a61af66fc99e Initial load
duke
parents:
diff changeset
54 pd_first_byte_reg = 2,
a61af66fc99e Initial load
duke
parents:
diff changeset
55 pd_last_byte_reg = 5,
a61af66fc99e Initial load
duke
parents:
diff changeset
56 pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
a61af66fc99e Initial load
duke
parents:
diff changeset
57 pd_last_fpu_reg = pd_first_fpu_reg + 7,
a61af66fc99e Initial load
duke
parents:
diff changeset
58 pd_first_xmm_reg = pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map,
a61af66fc99e Initial load
duke
parents:
diff changeset
59 pd_last_xmm_reg = pd_first_xmm_reg + 7
a61af66fc99e Initial load
duke
parents:
diff changeset
60 };
a61af66fc99e Initial load
duke
parents:
diff changeset
61
a61af66fc99e Initial load
duke
parents:
diff changeset
62
a61af66fc99e Initial load
duke
parents:
diff changeset
63 // encoding of float value in debug info:
a61af66fc99e Initial load
duke
parents:
diff changeset
64 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
65 pd_float_saved_as_double = true
a61af66fc99e Initial load
duke
parents:
diff changeset
66 };