annotate src/share/vm/opto/regmask.hpp @ 4710:41406797186b

7113012: G1: rename not-fully-young GCs as "mixed" Summary: Renamed partially-young GCs as mixed and fully-young GCs as young. Change all external output that includes those terms (GC log and GC ergo log) as well as any comments, fields, methods, etc. The changeset also includes very minor code tidying up (added some curly brackets). Reviewed-by: johnc, brutisso
author tonyp
date Fri, 16 Dec 2011 02:14:27 -0500
parents 1d1603768966
children 8c92982cbbc4
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
2426
1d1603768966 7010070: Update all 2010 Oracle-changed OpenJDK files to have the proper copyright dates - second pass
trims
parents: 2192
diff changeset
2 * Copyright (c) 1997, 2011, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
25 #ifndef SHARE_VM_OPTO_REGMASK_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
26 #define SHARE_VM_OPTO_REGMASK_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
27
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
28 #include "code/vmreg.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
29 #include "libadt/port.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
30 #include "opto/optoreg.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
31 #ifdef TARGET_ARCH_MODEL_x86_32
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
32 # include "adfiles/adGlobals_x86_32.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
33 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
34 #ifdef TARGET_ARCH_MODEL_x86_64
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
35 # include "adfiles/adGlobals_x86_64.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
36 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
37 #ifdef TARGET_ARCH_MODEL_sparc
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
38 # include "adfiles/adGlobals_sparc.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
39 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
40 #ifdef TARGET_ARCH_MODEL_zero
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
41 # include "adfiles/adGlobals_zero.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
42 #endif
2192
b92c45f2bc75 7016023: Enable building ARM and PPC from src/closed repository
bobv
parents: 1972
diff changeset
43 #ifdef TARGET_ARCH_MODEL_arm
b92c45f2bc75 7016023: Enable building ARM and PPC from src/closed repository
bobv
parents: 1972
diff changeset
44 # include "adfiles/adGlobals_arm.hpp"
b92c45f2bc75 7016023: Enable building ARM and PPC from src/closed repository
bobv
parents: 1972
diff changeset
45 #endif
b92c45f2bc75 7016023: Enable building ARM and PPC from src/closed repository
bobv
parents: 1972
diff changeset
46 #ifdef TARGET_ARCH_MODEL_ppc
b92c45f2bc75 7016023: Enable building ARM and PPC from src/closed repository
bobv
parents: 1972
diff changeset
47 # include "adfiles/adGlobals_ppc.hpp"
b92c45f2bc75 7016023: Enable building ARM and PPC from src/closed repository
bobv
parents: 1972
diff changeset
48 #endif
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
49
0
a61af66fc99e Initial load
duke
parents:
diff changeset
50 // Some fun naming (textual) substitutions:
a61af66fc99e Initial load
duke
parents:
diff changeset
51 //
a61af66fc99e Initial load
duke
parents:
diff changeset
52 // RegMask::get_low_elem() ==> RegMask::find_first_elem()
a61af66fc99e Initial load
duke
parents:
diff changeset
53 // RegMask::Special ==> RegMask::Empty
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // RegMask::_flags ==> RegMask::is_AllStack()
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // RegMask::operator<<=() ==> RegMask::Insert()
a61af66fc99e Initial load
duke
parents:
diff changeset
56 // RegMask::operator>>=() ==> RegMask::Remove()
a61af66fc99e Initial load
duke
parents:
diff changeset
57 // RegMask::Union() ==> RegMask::OR
a61af66fc99e Initial load
duke
parents:
diff changeset
58 // RegMask::Inter() ==> RegMask::AND
a61af66fc99e Initial load
duke
parents:
diff changeset
59 //
a61af66fc99e Initial load
duke
parents:
diff changeset
60 // OptoRegister::RegName ==> OptoReg::Name
a61af66fc99e Initial load
duke
parents:
diff changeset
61 //
a61af66fc99e Initial load
duke
parents:
diff changeset
62 // OptoReg::stack0() ==> _last_Mach_Reg or ZERO in core version
a61af66fc99e Initial load
duke
parents:
diff changeset
63 //
a61af66fc99e Initial load
duke
parents:
diff changeset
64 // numregs in chaitin ==> proper degree in chaitin
a61af66fc99e Initial load
duke
parents:
diff changeset
65
a61af66fc99e Initial load
duke
parents:
diff changeset
66 //-------------Non-zero bit search methods used by RegMask---------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
67 // Find lowest 1, or return 32 if empty
a61af66fc99e Initial load
duke
parents:
diff changeset
68 int find_lowest_bit( uint32 mask );
a61af66fc99e Initial load
duke
parents:
diff changeset
69 // Find highest 1, or return 32 if empty
a61af66fc99e Initial load
duke
parents:
diff changeset
70 int find_hihghest_bit( uint32 mask );
a61af66fc99e Initial load
duke
parents:
diff changeset
71
a61af66fc99e Initial load
duke
parents:
diff changeset
72 //------------------------------RegMask----------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
73 // The ADL file describes how to print the machine-specific registers, as well
a61af66fc99e Initial load
duke
parents:
diff changeset
74 // as any notion of register classes. We provide a register mask, which is
a61af66fc99e Initial load
duke
parents:
diff changeset
75 // just a collection of Register numbers.
a61af66fc99e Initial load
duke
parents:
diff changeset
76
a61af66fc99e Initial load
duke
parents:
diff changeset
77 // The ADLC defines 2 macros, RM_SIZE and FORALL_BODY.
a61af66fc99e Initial load
duke
parents:
diff changeset
78 // RM_SIZE is the size of a register mask in words.
a61af66fc99e Initial load
duke
parents:
diff changeset
79 // FORALL_BODY replicates a BODY macro once per word in the register mask.
a61af66fc99e Initial load
duke
parents:
diff changeset
80 // The usage is somewhat clumsy and limited to the regmask.[h,c]pp files.
a61af66fc99e Initial load
duke
parents:
diff changeset
81 // However, it means the ADLC can redefine the unroll macro and all loops
a61af66fc99e Initial load
duke
parents:
diff changeset
82 // over register masks will be unrolled by the correct amount.
a61af66fc99e Initial load
duke
parents:
diff changeset
83
a61af66fc99e Initial load
duke
parents:
diff changeset
84 class RegMask VALUE_OBJ_CLASS_SPEC {
a61af66fc99e Initial load
duke
parents:
diff changeset
85 union {
a61af66fc99e Initial load
duke
parents:
diff changeset
86 double _dummy_force_double_alignment[RM_SIZE>>1];
a61af66fc99e Initial load
duke
parents:
diff changeset
87 // Array of Register Mask bits. This array is large enough to cover
a61af66fc99e Initial load
duke
parents:
diff changeset
88 // all the machine registers and all parameters that need to be passed
a61af66fc99e Initial load
duke
parents:
diff changeset
89 // on the stack (stack registers) up to some interesting limit. Methods
a61af66fc99e Initial load
duke
parents:
diff changeset
90 // that need more parameters will NOT be compiled. On Intel, the limit
a61af66fc99e Initial load
duke
parents:
diff changeset
91 // is something like 90+ parameters.
a61af66fc99e Initial load
duke
parents:
diff changeset
92 int _A[RM_SIZE];
a61af66fc99e Initial load
duke
parents:
diff changeset
93 };
a61af66fc99e Initial load
duke
parents:
diff changeset
94
a61af66fc99e Initial load
duke
parents:
diff changeset
95 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
96 _WordBits = BitsPerInt,
a61af66fc99e Initial load
duke
parents:
diff changeset
97 _LogWordBits = LogBitsPerInt,
a61af66fc99e Initial load
duke
parents:
diff changeset
98 _RM_SIZE = RM_SIZE // local constant, imported, then hidden by #undef
a61af66fc99e Initial load
duke
parents:
diff changeset
99 };
a61af66fc99e Initial load
duke
parents:
diff changeset
100
a61af66fc99e Initial load
duke
parents:
diff changeset
101 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
102 enum { CHUNK_SIZE = RM_SIZE*_WordBits };
a61af66fc99e Initial load
duke
parents:
diff changeset
103
a61af66fc99e Initial load
duke
parents:
diff changeset
104 // SlotsPerLong is 2, since slots are 32 bits and longs are 64 bits.
a61af66fc99e Initial load
duke
parents:
diff changeset
105 // Also, consider the maximum alignment size for a normally allocated
a61af66fc99e Initial load
duke
parents:
diff changeset
106 // value. Since we allocate register pairs but not register quads (at
a61af66fc99e Initial load
duke
parents:
diff changeset
107 // present), this alignment is SlotsPerLong (== 2). A normally
a61af66fc99e Initial load
duke
parents:
diff changeset
108 // aligned allocated register is either a single register, or a pair
a61af66fc99e Initial load
duke
parents:
diff changeset
109 // of adjacent registers, the lower-numbered being even.
a61af66fc99e Initial load
duke
parents:
diff changeset
110 // See also is_aligned_Pairs() below, and the padding added before
a61af66fc99e Initial load
duke
parents:
diff changeset
111 // Matcher::_new_SP to keep allocated pairs aligned properly.
a61af66fc99e Initial load
duke
parents:
diff changeset
112 // If we ever go to quad-word allocations, SlotsPerQuad will become
a61af66fc99e Initial load
duke
parents:
diff changeset
113 // the controlling alignment constraint. Note that this alignment
a61af66fc99e Initial load
duke
parents:
diff changeset
114 // requirement is internal to the allocator, and independent of any
a61af66fc99e Initial load
duke
parents:
diff changeset
115 // particular platform.
a61af66fc99e Initial load
duke
parents:
diff changeset
116 enum { SlotsPerLong = 2 };
a61af66fc99e Initial load
duke
parents:
diff changeset
117
a61af66fc99e Initial load
duke
parents:
diff changeset
118 // A constructor only used by the ADLC output. All mask fields are filled
a61af66fc99e Initial load
duke
parents:
diff changeset
119 // in directly. Calls to this look something like RM(1,2,3,4);
a61af66fc99e Initial load
duke
parents:
diff changeset
120 RegMask(
a61af66fc99e Initial load
duke
parents:
diff changeset
121 # define BODY(I) int a##I,
a61af66fc99e Initial load
duke
parents:
diff changeset
122 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
123 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
124 int dummy = 0 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
125 # define BODY(I) _A[I] = a##I;
a61af66fc99e Initial load
duke
parents:
diff changeset
126 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
127 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
128 }
a61af66fc99e Initial load
duke
parents:
diff changeset
129
a61af66fc99e Initial load
duke
parents:
diff changeset
130 // Handy copying constructor
a61af66fc99e Initial load
duke
parents:
diff changeset
131 RegMask( RegMask *rm ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
132 # define BODY(I) _A[I] = rm->_A[I];
a61af66fc99e Initial load
duke
parents:
diff changeset
133 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
134 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
135 }
a61af66fc99e Initial load
duke
parents:
diff changeset
136
a61af66fc99e Initial load
duke
parents:
diff changeset
137 // Construct an empty mask
a61af66fc99e Initial load
duke
parents:
diff changeset
138 RegMask( ) { Clear(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
139
a61af66fc99e Initial load
duke
parents:
diff changeset
140 // Construct a mask with a single bit
a61af66fc99e Initial load
duke
parents:
diff changeset
141 RegMask( OptoReg::Name reg ) { Clear(); Insert(reg); }
a61af66fc99e Initial load
duke
parents:
diff changeset
142
a61af66fc99e Initial load
duke
parents:
diff changeset
143 // Check for register being in mask
a61af66fc99e Initial load
duke
parents:
diff changeset
144 int Member( OptoReg::Name reg ) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
145 assert( reg < CHUNK_SIZE, "" );
a61af66fc99e Initial load
duke
parents:
diff changeset
146 return _A[reg>>_LogWordBits] & (1<<(reg&(_WordBits-1)));
a61af66fc99e Initial load
duke
parents:
diff changeset
147 }
a61af66fc99e Initial load
duke
parents:
diff changeset
148
a61af66fc99e Initial load
duke
parents:
diff changeset
149 // The last bit in the register mask indicates that the mask should repeat
a61af66fc99e Initial load
duke
parents:
diff changeset
150 // indefinitely with ONE bits. Returns TRUE if mask is infinite or
a61af66fc99e Initial load
duke
parents:
diff changeset
151 // unbounded in size. Returns FALSE if mask is finite size.
a61af66fc99e Initial load
duke
parents:
diff changeset
152 int is_AllStack() const { return _A[RM_SIZE-1] >> (_WordBits-1); }
a61af66fc99e Initial load
duke
parents:
diff changeset
153
a61af66fc99e Initial load
duke
parents:
diff changeset
154 // Work around an -xO3 optimization problme in WS6U1. The old way:
a61af66fc99e Initial load
duke
parents:
diff changeset
155 // void set_AllStack() { _A[RM_SIZE-1] |= (1<<(_WordBits-1)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
156 // will cause _A[RM_SIZE-1] to be clobbered, not updated when set_AllStack()
a61af66fc99e Initial load
duke
parents:
diff changeset
157 // follows an Insert() loop, like the one found in init_spill_mask(). Using
a61af66fc99e Initial load
duke
parents:
diff changeset
158 // Insert() instead works because the index into _A in computed instead of
a61af66fc99e Initial load
duke
parents:
diff changeset
159 // constant. See bug 4665841.
a61af66fc99e Initial load
duke
parents:
diff changeset
160 void set_AllStack() { Insert(OptoReg::Name(CHUNK_SIZE-1)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
161
a61af66fc99e Initial load
duke
parents:
diff changeset
162 // Test for being a not-empty mask.
a61af66fc99e Initial load
duke
parents:
diff changeset
163 int is_NotEmpty( ) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
164 int tmp = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
165 # define BODY(I) tmp |= _A[I];
a61af66fc99e Initial load
duke
parents:
diff changeset
166 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
167 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
168 return tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
169 }
a61af66fc99e Initial load
duke
parents:
diff changeset
170
a61af66fc99e Initial load
duke
parents:
diff changeset
171 // Find lowest-numbered register from mask, or BAD if mask is empty.
a61af66fc99e Initial load
duke
parents:
diff changeset
172 OptoReg::Name find_first_elem() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
173 int base, bits;
a61af66fc99e Initial load
duke
parents:
diff changeset
174 # define BODY(I) if( (bits = _A[I]) != 0 ) base = I<<_LogWordBits; else
a61af66fc99e Initial load
duke
parents:
diff changeset
175 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
176 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
177 { base = OptoReg::Bad; bits = 1<<0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
178 return OptoReg::Name(base + find_lowest_bit(bits));
a61af66fc99e Initial load
duke
parents:
diff changeset
179 }
a61af66fc99e Initial load
duke
parents:
diff changeset
180 // Get highest-numbered register from mask, or BAD if mask is empty.
a61af66fc99e Initial load
duke
parents:
diff changeset
181 OptoReg::Name find_last_elem() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
182 int base, bits;
a61af66fc99e Initial load
duke
parents:
diff changeset
183 # define BODY(I) if( (bits = _A[RM_SIZE-1-I]) != 0 ) base = (RM_SIZE-1-I)<<_LogWordBits; else
a61af66fc99e Initial load
duke
parents:
diff changeset
184 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
185 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
186 { base = OptoReg::Bad; bits = 1<<0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
187 return OptoReg::Name(base + find_hihghest_bit(bits));
a61af66fc99e Initial load
duke
parents:
diff changeset
188 }
a61af66fc99e Initial load
duke
parents:
diff changeset
189
a61af66fc99e Initial load
duke
parents:
diff changeset
190 // Find the lowest-numbered register pair in the mask. Return the
a61af66fc99e Initial load
duke
parents:
diff changeset
191 // HIGHEST register number in the pair, or BAD if no pairs.
a61af66fc99e Initial load
duke
parents:
diff changeset
192 // Assert that the mask contains only bit pairs.
a61af66fc99e Initial load
duke
parents:
diff changeset
193 OptoReg::Name find_first_pair() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
194
a61af66fc99e Initial load
duke
parents:
diff changeset
195 // Clear out partial bits; leave only aligned adjacent bit pairs.
a61af66fc99e Initial load
duke
parents:
diff changeset
196 void ClearToPairs();
a61af66fc99e Initial load
duke
parents:
diff changeset
197 // Smear out partial bits; leave only aligned adjacent bit pairs.
a61af66fc99e Initial load
duke
parents:
diff changeset
198 void SmearToPairs();
a61af66fc99e Initial load
duke
parents:
diff changeset
199 // Verify that the mask contains only aligned adjacent bit pairs
a61af66fc99e Initial load
duke
parents:
diff changeset
200 void VerifyPairs() const { assert( is_aligned_Pairs(), "mask is not aligned, adjacent pairs" ); }
a61af66fc99e Initial load
duke
parents:
diff changeset
201 // Test that the mask contains only aligned adjacent bit pairs
a61af66fc99e Initial load
duke
parents:
diff changeset
202 bool is_aligned_Pairs() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
203
a61af66fc99e Initial load
duke
parents:
diff changeset
204 // mask is a pair of misaligned registers
a61af66fc99e Initial load
duke
parents:
diff changeset
205 bool is_misaligned_Pair() const { return Size()==2 && !is_aligned_Pairs();}
a61af66fc99e Initial load
duke
parents:
diff changeset
206 // Test for single register
a61af66fc99e Initial load
duke
parents:
diff changeset
207 int is_bound1() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
208 // Test for a single adjacent pair
a61af66fc99e Initial load
duke
parents:
diff changeset
209 int is_bound2() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
210
a61af66fc99e Initial load
duke
parents:
diff changeset
211 // Fast overlap test. Non-zero if any registers in common.
a61af66fc99e Initial load
duke
parents:
diff changeset
212 int overlap( const RegMask &rm ) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
213 return
a61af66fc99e Initial load
duke
parents:
diff changeset
214 # define BODY(I) (_A[I] & rm._A[I]) |
a61af66fc99e Initial load
duke
parents:
diff changeset
215 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
216 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
217 0 ;
a61af66fc99e Initial load
duke
parents:
diff changeset
218 }
a61af66fc99e Initial load
duke
parents:
diff changeset
219
a61af66fc99e Initial load
duke
parents:
diff changeset
220 // Special test for register pressure based splitting
a61af66fc99e Initial load
duke
parents:
diff changeset
221 // UP means register only, Register plus stack, or stack only is DOWN
a61af66fc99e Initial load
duke
parents:
diff changeset
222 bool is_UP() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
223
a61af66fc99e Initial load
duke
parents:
diff changeset
224 // Clear a register mask
a61af66fc99e Initial load
duke
parents:
diff changeset
225 void Clear( ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
226 # define BODY(I) _A[I] = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
227 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
228 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
229 }
a61af66fc99e Initial load
duke
parents:
diff changeset
230
a61af66fc99e Initial load
duke
parents:
diff changeset
231 // Fill a register mask with 1's
a61af66fc99e Initial load
duke
parents:
diff changeset
232 void Set_All( ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
233 # define BODY(I) _A[I] = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
234 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
235 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
236 }
a61af66fc99e Initial load
duke
parents:
diff changeset
237
a61af66fc99e Initial load
duke
parents:
diff changeset
238 // Insert register into mask
a61af66fc99e Initial load
duke
parents:
diff changeset
239 void Insert( OptoReg::Name reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
240 assert( reg < CHUNK_SIZE, "" );
a61af66fc99e Initial load
duke
parents:
diff changeset
241 _A[reg>>_LogWordBits] |= (1<<(reg&(_WordBits-1)));
a61af66fc99e Initial load
duke
parents:
diff changeset
242 }
a61af66fc99e Initial load
duke
parents:
diff changeset
243
a61af66fc99e Initial load
duke
parents:
diff changeset
244 // Remove register from mask
a61af66fc99e Initial load
duke
parents:
diff changeset
245 void Remove( OptoReg::Name reg ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
246 assert( reg < CHUNK_SIZE, "" );
a61af66fc99e Initial load
duke
parents:
diff changeset
247 _A[reg>>_LogWordBits] &= ~(1<<(reg&(_WordBits-1)));
a61af66fc99e Initial load
duke
parents:
diff changeset
248 }
a61af66fc99e Initial load
duke
parents:
diff changeset
249
a61af66fc99e Initial load
duke
parents:
diff changeset
250 // OR 'rm' into 'this'
a61af66fc99e Initial load
duke
parents:
diff changeset
251 void OR( const RegMask &rm ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
252 # define BODY(I) this->_A[I] |= rm._A[I];
a61af66fc99e Initial load
duke
parents:
diff changeset
253 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
254 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
255 }
a61af66fc99e Initial load
duke
parents:
diff changeset
256
a61af66fc99e Initial load
duke
parents:
diff changeset
257 // AND 'rm' into 'this'
a61af66fc99e Initial load
duke
parents:
diff changeset
258 void AND( const RegMask &rm ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
259 # define BODY(I) this->_A[I] &= rm._A[I];
a61af66fc99e Initial load
duke
parents:
diff changeset
260 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
261 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
262 }
a61af66fc99e Initial load
duke
parents:
diff changeset
263
a61af66fc99e Initial load
duke
parents:
diff changeset
264 // Subtract 'rm' from 'this'
a61af66fc99e Initial load
duke
parents:
diff changeset
265 void SUBTRACT( const RegMask &rm ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
266 # define BODY(I) _A[I] &= ~rm._A[I];
a61af66fc99e Initial load
duke
parents:
diff changeset
267 FORALL_BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
268 # undef BODY
a61af66fc99e Initial load
duke
parents:
diff changeset
269 }
a61af66fc99e Initial load
duke
parents:
diff changeset
270
a61af66fc99e Initial load
duke
parents:
diff changeset
271 // Compute size of register mask: number of bits
a61af66fc99e Initial load
duke
parents:
diff changeset
272 uint Size() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
273
a61af66fc99e Initial load
duke
parents:
diff changeset
274 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
275 void print() const { dump(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
276 void dump() const; // Print a mask
a61af66fc99e Initial load
duke
parents:
diff changeset
277 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
278
a61af66fc99e Initial load
duke
parents:
diff changeset
279 static const RegMask Empty; // Common empty mask
a61af66fc99e Initial load
duke
parents:
diff changeset
280
a61af66fc99e Initial load
duke
parents:
diff changeset
281 static bool can_represent(OptoReg::Name reg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
282 // NOTE: -1 in computation reflects the usage of the last
a61af66fc99e Initial load
duke
parents:
diff changeset
283 // bit of the regmask as an infinite stack flag.
a61af66fc99e Initial load
duke
parents:
diff changeset
284 return (int)reg < (int)(CHUNK_SIZE-1);
a61af66fc99e Initial load
duke
parents:
diff changeset
285 }
a61af66fc99e Initial load
duke
parents:
diff changeset
286 };
a61af66fc99e Initial load
duke
parents:
diff changeset
287
a61af66fc99e Initial load
duke
parents:
diff changeset
288 // Do not use this constant directly in client code!
a61af66fc99e Initial load
duke
parents:
diff changeset
289 #undef RM_SIZE
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
290
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
291 #endif // SHARE_VM_OPTO_REGMASK_HPP