Mercurial > hg > truffle
annotate src/share/vm/c1/c1_LIR.hpp @ 14694:58cf34613a72
8036976: PPC64: implement the template interpreter
Reviewed-by: kvn, coleenp
Contributed-by: axel.siebenborn@sap.com, martin.doerr@sap.com
author | goetz |
---|---|
date | Mon, 10 Mar 2014 12:58:02 +0100 |
parents | d13d7aba8c12 |
children | 15766b73dc1d |
rev | line source |
---|---|
0 | 1 /* |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
2 * Copyright (c) 2000, 2013, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1507
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1507
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1507
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
1972 | 25 #ifndef SHARE_VM_C1_C1_LIR_HPP |
26 #define SHARE_VM_C1_C1_LIR_HPP | |
27 | |
28 #include "c1/c1_ValueType.hpp" | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
29 #include "oops/method.hpp" |
1972 | 30 |
0 | 31 class BlockBegin; |
32 class BlockList; | |
33 class LIR_Assembler; | |
34 class CodeEmitInfo; | |
35 class CodeStub; | |
36 class CodeStubList; | |
37 class ArrayCopyStub; | |
38 class LIR_Op; | |
39 class ciType; | |
40 class ValueType; | |
41 class LIR_OpVisitState; | |
42 class FpuStackSim; | |
43 | |
44 //--------------------------------------------------------------------- | |
45 // LIR Operands | |
46 // LIR_OprDesc | |
47 // LIR_OprPtr | |
48 // LIR_Const | |
49 // LIR_Address | |
50 //--------------------------------------------------------------------- | |
51 class LIR_OprDesc; | |
52 class LIR_OprPtr; | |
53 class LIR_Const; | |
54 class LIR_Address; | |
55 class LIR_OprVisitor; | |
56 | |
57 | |
58 typedef LIR_OprDesc* LIR_Opr; | |
59 typedef int RegNr; | |
60 | |
61 define_array(LIR_OprArray, LIR_Opr) | |
62 define_stack(LIR_OprList, LIR_OprArray) | |
63 | |
64 define_array(LIR_OprRefArray, LIR_Opr*) | |
65 define_stack(LIR_OprRefList, LIR_OprRefArray) | |
66 | |
67 define_array(CodeEmitInfoArray, CodeEmitInfo*) | |
68 define_stack(CodeEmitInfoList, CodeEmitInfoArray) | |
69 | |
70 define_array(LIR_OpArray, LIR_Op*) | |
71 define_stack(LIR_OpList, LIR_OpArray) | |
72 | |
73 // define LIR_OprPtr early so LIR_OprDesc can refer to it | |
74 class LIR_OprPtr: public CompilationResourceObj { | |
75 public: | |
76 bool is_oop_pointer() const { return (type() == T_OBJECT); } | |
77 bool is_float_kind() const { BasicType t = type(); return (t == T_FLOAT) || (t == T_DOUBLE); } | |
78 | |
79 virtual LIR_Const* as_constant() { return NULL; } | |
80 virtual LIR_Address* as_address() { return NULL; } | |
81 virtual BasicType type() const = 0; | |
82 virtual void print_value_on(outputStream* out) const = 0; | |
83 }; | |
84 | |
85 | |
86 | |
87 // LIR constants | |
88 class LIR_Const: public LIR_OprPtr { | |
89 private: | |
90 JavaValue _value; | |
91 | |
92 void type_check(BasicType t) const { assert(type() == t, "type check"); } | |
93 void type_check(BasicType t1, BasicType t2) const { assert(type() == t1 || type() == t2, "type check"); } | |
1297
c466efa608d5
6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents:
1295
diff
changeset
|
94 void type_check(BasicType t1, BasicType t2, BasicType t3) const { assert(type() == t1 || type() == t2 || type() == t3, "type check"); } |
0 | 95 |
96 public: | |
1297
c466efa608d5
6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents:
1295
diff
changeset
|
97 LIR_Const(jint i, bool is_address=false) { _value.set_type(is_address?T_ADDRESS:T_INT); _value.set_jint(i); } |
0 | 98 LIR_Const(jlong l) { _value.set_type(T_LONG); _value.set_jlong(l); } |
99 LIR_Const(jfloat f) { _value.set_type(T_FLOAT); _value.set_jfloat(f); } | |
100 LIR_Const(jdouble d) { _value.set_type(T_DOUBLE); _value.set_jdouble(d); } | |
101 LIR_Const(jobject o) { _value.set_type(T_OBJECT); _value.set_jobject(o); } | |
102 LIR_Const(void* p) { | |
103 #ifdef _LP64 | |
104 assert(sizeof(jlong) >= sizeof(p), "too small");; | |
105 _value.set_type(T_LONG); _value.set_jlong((jlong)p); | |
106 #else | |
107 assert(sizeof(jint) >= sizeof(p), "too small");; | |
108 _value.set_type(T_INT); _value.set_jint((jint)p); | |
109 #endif | |
110 } | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
111 LIR_Const(Metadata* m) { |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
112 _value.set_type(T_METADATA); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
113 #ifdef _LP64 |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
114 _value.set_jlong((jlong)m); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
115 #else |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
116 _value.set_jint((jint)m); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
117 #endif // _LP64 |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
118 } |
0 | 119 |
120 virtual BasicType type() const { return _value.get_type(); } | |
121 virtual LIR_Const* as_constant() { return this; } | |
122 | |
1297
c466efa608d5
6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents:
1295
diff
changeset
|
123 jint as_jint() const { type_check(T_INT, T_ADDRESS); return _value.get_jint(); } |
0 | 124 jlong as_jlong() const { type_check(T_LONG ); return _value.get_jlong(); } |
125 jfloat as_jfloat() const { type_check(T_FLOAT ); return _value.get_jfloat(); } | |
126 jdouble as_jdouble() const { type_check(T_DOUBLE); return _value.get_jdouble(); } | |
127 jobject as_jobject() const { type_check(T_OBJECT); return _value.get_jobject(); } | |
128 jint as_jint_lo() const { type_check(T_LONG ); return low(_value.get_jlong()); } | |
129 jint as_jint_hi() const { type_check(T_LONG ); return high(_value.get_jlong()); } | |
130 | |
131 #ifdef _LP64 | |
132 address as_pointer() const { type_check(T_LONG ); return (address)_value.get_jlong(); } | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
133 Metadata* as_metadata() const { type_check(T_METADATA); return (Metadata*)_value.get_jlong(); } |
0 | 134 #else |
135 address as_pointer() const { type_check(T_INT ); return (address)_value.get_jint(); } | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
136 Metadata* as_metadata() const { type_check(T_METADATA); return (Metadata*)_value.get_jint(); } |
0 | 137 #endif |
138 | |
139 | |
1297
c466efa608d5
6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents:
1295
diff
changeset
|
140 jint as_jint_bits() const { type_check(T_FLOAT, T_INT, T_ADDRESS); return _value.get_jint(); } |
0 | 141 jint as_jint_lo_bits() const { |
142 if (type() == T_DOUBLE) { | |
143 return low(jlong_cast(_value.get_jdouble())); | |
144 } else { | |
145 return as_jint_lo(); | |
146 } | |
147 } | |
148 jint as_jint_hi_bits() const { | |
149 if (type() == T_DOUBLE) { | |
150 return high(jlong_cast(_value.get_jdouble())); | |
151 } else { | |
152 return as_jint_hi(); | |
153 } | |
154 } | |
304 | 155 jlong as_jlong_bits() const { |
156 if (type() == T_DOUBLE) { | |
157 return jlong_cast(_value.get_jdouble()); | |
158 } else { | |
159 return as_jlong(); | |
160 } | |
161 } | |
0 | 162 |
163 virtual void print_value_on(outputStream* out) const PRODUCT_RETURN; | |
164 | |
165 | |
166 bool is_zero_float() { | |
167 jfloat f = as_jfloat(); | |
168 jfloat ok = 0.0f; | |
169 return jint_cast(f) == jint_cast(ok); | |
170 } | |
171 | |
172 bool is_one_float() { | |
173 jfloat f = as_jfloat(); | |
174 return !g_isnan(f) && g_isfinite(f) && f == 1.0; | |
175 } | |
176 | |
177 bool is_zero_double() { | |
178 jdouble d = as_jdouble(); | |
179 jdouble ok = 0.0; | |
180 return jlong_cast(d) == jlong_cast(ok); | |
181 } | |
182 | |
183 bool is_one_double() { | |
184 jdouble d = as_jdouble(); | |
185 return !g_isnan(d) && g_isfinite(d) && d == 1.0; | |
186 } | |
187 }; | |
188 | |
189 | |
190 //---------------------LIR Operand descriptor------------------------------------ | |
191 // | |
192 // The class LIR_OprDesc represents a LIR instruction operand; | |
193 // it can be a register (ALU/FPU), stack location or a constant; | |
194 // Constants and addresses are represented as resource area allocated | |
195 // structures (see above). | |
196 // Registers and stack locations are inlined into the this pointer | |
197 // (see value function). | |
198 | |
199 class LIR_OprDesc: public CompilationResourceObj { | |
200 public: | |
201 // value structure: | |
202 // data opr-type opr-kind | |
203 // +--------------+-------+-------+ | |
204 // [max...........|7 6 5 4|3 2 1 0] | |
205 // ^ | |
206 // is_pointer bit | |
207 // | |
208 // lowest bit cleared, means it is a structure pointer | |
209 // we need 4 bits to represent types | |
210 | |
211 private: | |
212 friend class LIR_OprFact; | |
213 | |
214 // Conversion | |
215 intptr_t value() const { return (intptr_t) this; } | |
216 | |
217 bool check_value_mask(intptr_t mask, intptr_t masked_value) const { | |
218 return (value() & mask) == masked_value; | |
219 } | |
220 | |
221 enum OprKind { | |
222 pointer_value = 0 | |
223 , stack_value = 1 | |
224 , cpu_register = 3 | |
225 , fpu_register = 5 | |
226 , illegal_value = 7 | |
227 }; | |
228 | |
229 enum OprBits { | |
230 pointer_bits = 1 | |
231 , kind_bits = 3 | |
232 , type_bits = 4 | |
233 , size_bits = 2 | |
234 , destroys_bits = 1 | |
235 , virtual_bits = 1 | |
236 , is_xmm_bits = 1 | |
237 , last_use_bits = 1 | |
238 , is_fpu_stack_offset_bits = 1 // used in assertion checking on x86 for FPU stack slot allocation | |
239 , non_data_bits = kind_bits + type_bits + size_bits + destroys_bits + last_use_bits + | |
240 is_fpu_stack_offset_bits + virtual_bits + is_xmm_bits | |
241 , data_bits = BitsPerInt - non_data_bits | |
242 , reg_bits = data_bits / 2 // for two registers in one value encoding | |
243 }; | |
244 | |
245 enum OprShift { | |
246 kind_shift = 0 | |
247 , type_shift = kind_shift + kind_bits | |
248 , size_shift = type_shift + type_bits | |
249 , destroys_shift = size_shift + size_bits | |
250 , last_use_shift = destroys_shift + destroys_bits | |
251 , is_fpu_stack_offset_shift = last_use_shift + last_use_bits | |
252 , virtual_shift = is_fpu_stack_offset_shift + is_fpu_stack_offset_bits | |
253 , is_xmm_shift = virtual_shift + virtual_bits | |
254 , data_shift = is_xmm_shift + is_xmm_bits | |
255 , reg1_shift = data_shift | |
256 , reg2_shift = data_shift + reg_bits | |
257 | |
258 }; | |
259 | |
260 enum OprSize { | |
261 single_size = 0 << size_shift | |
262 , double_size = 1 << size_shift | |
263 }; | |
264 | |
265 enum OprMask { | |
266 kind_mask = right_n_bits(kind_bits) | |
267 , type_mask = right_n_bits(type_bits) << type_shift | |
268 , size_mask = right_n_bits(size_bits) << size_shift | |
269 , last_use_mask = right_n_bits(last_use_bits) << last_use_shift | |
270 , is_fpu_stack_offset_mask = right_n_bits(is_fpu_stack_offset_bits) << is_fpu_stack_offset_shift | |
271 , virtual_mask = right_n_bits(virtual_bits) << virtual_shift | |
272 , is_xmm_mask = right_n_bits(is_xmm_bits) << is_xmm_shift | |
273 , pointer_mask = right_n_bits(pointer_bits) | |
274 , lower_reg_mask = right_n_bits(reg_bits) | |
275 , no_type_mask = (int)(~(type_mask | last_use_mask | is_fpu_stack_offset_mask)) | |
276 }; | |
277 | |
278 uintptr_t data() const { return value() >> data_shift; } | |
279 int lo_reg_half() const { return data() & lower_reg_mask; } | |
280 int hi_reg_half() const { return (data() >> reg_bits) & lower_reg_mask; } | |
281 OprKind kind_field() const { return (OprKind)(value() & kind_mask); } | |
282 OprSize size_field() const { return (OprSize)(value() & size_mask); } | |
283 | |
284 static char type_char(BasicType t); | |
285 | |
286 public: | |
287 enum { | |
288 vreg_base = ConcreteRegisterImpl::number_of_registers, | |
289 vreg_max = (1 << data_bits) - 1 | |
290 }; | |
291 | |
292 static inline LIR_Opr illegalOpr(); | |
293 | |
294 enum OprType { | |
295 unknown_type = 0 << type_shift // means: not set (catch uninitialized types) | |
296 , int_type = 1 << type_shift | |
297 , long_type = 2 << type_shift | |
298 , object_type = 3 << type_shift | |
1816
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
299 , address_type = 4 << type_shift |
0 | 300 , float_type = 5 << type_shift |
301 , double_type = 6 << type_shift | |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
302 , metadata_type = 7 << type_shift |
0 | 303 }; |
304 friend OprType as_OprType(BasicType t); | |
305 friend BasicType as_BasicType(OprType t); | |
306 | |
307 OprType type_field_valid() const { assert(is_register() || is_stack(), "should not be called otherwise"); return (OprType)(value() & type_mask); } | |
308 OprType type_field() const { return is_illegal() ? unknown_type : (OprType)(value() & type_mask); } | |
309 | |
310 static OprSize size_for(BasicType t) { | |
311 switch (t) { | |
312 case T_LONG: | |
313 case T_DOUBLE: | |
314 return double_size; | |
315 break; | |
316 | |
317 case T_FLOAT: | |
318 case T_BOOLEAN: | |
319 case T_CHAR: | |
320 case T_BYTE: | |
321 case T_SHORT: | |
322 case T_INT: | |
1816
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
323 case T_ADDRESS: |
0 | 324 case T_OBJECT: |
325 case T_ARRAY: | |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
326 case T_METADATA: |
0 | 327 return single_size; |
328 break; | |
329 | |
330 default: | |
331 ShouldNotReachHere(); | |
304 | 332 return single_size; |
0 | 333 } |
334 } | |
335 | |
336 | |
337 void validate_type() const PRODUCT_RETURN; | |
338 | |
339 BasicType type() const { | |
340 if (is_pointer()) { | |
341 return pointer()->type(); | |
342 } | |
343 return as_BasicType(type_field()); | |
344 } | |
345 | |
346 | |
347 ValueType* value_type() const { return as_ValueType(type()); } | |
348 | |
349 char type_char() const { return type_char((is_pointer()) ? pointer()->type() : type()); } | |
350 | |
351 bool is_equal(LIR_Opr opr) const { return this == opr; } | |
352 // checks whether types are same | |
353 bool is_same_type(LIR_Opr opr) const { | |
354 assert(type_field() != unknown_type && | |
355 opr->type_field() != unknown_type, "shouldn't see unknown_type"); | |
356 return type_field() == opr->type_field(); | |
357 } | |
358 bool is_same_register(LIR_Opr opr) { | |
359 return (is_register() && opr->is_register() && | |
360 kind_field() == opr->kind_field() && | |
361 (value() & no_type_mask) == (opr->value() & no_type_mask)); | |
362 } | |
363 | |
364 bool is_pointer() const { return check_value_mask(pointer_mask, pointer_value); } | |
365 bool is_illegal() const { return kind_field() == illegal_value; } | |
366 bool is_valid() const { return kind_field() != illegal_value; } | |
367 | |
368 bool is_register() const { return is_cpu_register() || is_fpu_register(); } | |
369 bool is_virtual() const { return is_virtual_cpu() || is_virtual_fpu(); } | |
370 | |
371 bool is_constant() const { return is_pointer() && pointer()->as_constant() != NULL; } | |
372 bool is_address() const { return is_pointer() && pointer()->as_address() != NULL; } | |
373 | |
374 bool is_float_kind() const { return is_pointer() ? pointer()->is_float_kind() : (kind_field() == fpu_register); } | |
375 bool is_oop() const; | |
376 | |
377 // semantic for fpu- and xmm-registers: | |
378 // * is_float and is_double return true for xmm_registers | |
379 // (so is_single_fpu and is_single_xmm are true) | |
380 // * So you must always check for is_???_xmm prior to is_???_fpu to | |
381 // distinguish between fpu- and xmm-registers | |
382 | |
383 bool is_stack() const { validate_type(); return check_value_mask(kind_mask, stack_value); } | |
384 bool is_single_stack() const { validate_type(); return check_value_mask(kind_mask | size_mask, stack_value | single_size); } | |
385 bool is_double_stack() const { validate_type(); return check_value_mask(kind_mask | size_mask, stack_value | double_size); } | |
386 | |
387 bool is_cpu_register() const { validate_type(); return check_value_mask(kind_mask, cpu_register); } | |
388 bool is_virtual_cpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, cpu_register | virtual_mask); } | |
389 bool is_fixed_cpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, cpu_register); } | |
390 bool is_single_cpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, cpu_register | single_size); } | |
391 bool is_double_cpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, cpu_register | double_size); } | |
392 | |
393 bool is_fpu_register() const { validate_type(); return check_value_mask(kind_mask, fpu_register); } | |
394 bool is_virtual_fpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, fpu_register | virtual_mask); } | |
395 bool is_fixed_fpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, fpu_register); } | |
396 bool is_single_fpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, fpu_register | single_size); } | |
397 bool is_double_fpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, fpu_register | double_size); } | |
398 | |
399 bool is_xmm_register() const { validate_type(); return check_value_mask(kind_mask | is_xmm_mask, fpu_register | is_xmm_mask); } | |
400 bool is_single_xmm() const { validate_type(); return check_value_mask(kind_mask | size_mask | is_xmm_mask, fpu_register | single_size | is_xmm_mask); } | |
401 bool is_double_xmm() const { validate_type(); return check_value_mask(kind_mask | size_mask | is_xmm_mask, fpu_register | double_size | is_xmm_mask); } | |
402 | |
403 // fast accessor functions for special bits that do not work for pointers | |
404 // (in this functions, the check for is_pointer() is omitted) | |
405 bool is_single_word() const { assert(is_register() || is_stack(), "type check"); return check_value_mask(size_mask, single_size); } | |
406 bool is_double_word() const { assert(is_register() || is_stack(), "type check"); return check_value_mask(size_mask, double_size); } | |
407 bool is_virtual_register() const { assert(is_register(), "type check"); return check_value_mask(virtual_mask, virtual_mask); } | |
408 bool is_oop_register() const { assert(is_register() || is_stack(), "type check"); return type_field_valid() == object_type; } | |
409 BasicType type_register() const { assert(is_register() || is_stack(), "type check"); return as_BasicType(type_field_valid()); } | |
410 | |
411 bool is_last_use() const { assert(is_register(), "only works for registers"); return (value() & last_use_mask) != 0; } | |
412 bool is_fpu_stack_offset() const { assert(is_register(), "only works for registers"); return (value() & is_fpu_stack_offset_mask) != 0; } | |
413 LIR_Opr make_last_use() { assert(is_register(), "only works for registers"); return (LIR_Opr)(value() | last_use_mask); } | |
414 LIR_Opr make_fpu_stack_offset() { assert(is_register(), "only works for registers"); return (LIR_Opr)(value() | is_fpu_stack_offset_mask); } | |
415 | |
416 | |
417 int single_stack_ix() const { assert(is_single_stack() && !is_virtual(), "type check"); return (int)data(); } | |
418 int double_stack_ix() const { assert(is_double_stack() && !is_virtual(), "type check"); return (int)data(); } | |
419 RegNr cpu_regnr() const { assert(is_single_cpu() && !is_virtual(), "type check"); return (RegNr)data(); } | |
420 RegNr cpu_regnrLo() const { assert(is_double_cpu() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); } | |
421 RegNr cpu_regnrHi() const { assert(is_double_cpu() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); } | |
422 RegNr fpu_regnr() const { assert(is_single_fpu() && !is_virtual(), "type check"); return (RegNr)data(); } | |
423 RegNr fpu_regnrLo() const { assert(is_double_fpu() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); } | |
424 RegNr fpu_regnrHi() const { assert(is_double_fpu() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); } | |
425 RegNr xmm_regnr() const { assert(is_single_xmm() && !is_virtual(), "type check"); return (RegNr)data(); } | |
426 RegNr xmm_regnrLo() const { assert(is_double_xmm() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); } | |
427 RegNr xmm_regnrHi() const { assert(is_double_xmm() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); } | |
428 int vreg_number() const { assert(is_virtual(), "type check"); return (RegNr)data(); } | |
429 | |
430 LIR_OprPtr* pointer() const { assert(is_pointer(), "type check"); return (LIR_OprPtr*)this; } | |
431 LIR_Const* as_constant_ptr() const { return pointer()->as_constant(); } | |
432 LIR_Address* as_address_ptr() const { return pointer()->as_address(); } | |
433 | |
434 Register as_register() const; | |
435 Register as_register_lo() const; | |
436 Register as_register_hi() const; | |
437 | |
438 Register as_pointer_register() { | |
439 #ifdef _LP64 | |
440 if (is_double_cpu()) { | |
441 assert(as_register_lo() == as_register_hi(), "should be a single register"); | |
442 return as_register_lo(); | |
443 } | |
444 #endif | |
445 return as_register(); | |
446 } | |
447 | |
304 | 448 #ifdef X86 |
0 | 449 XMMRegister as_xmm_float_reg() const; |
450 XMMRegister as_xmm_double_reg() const; | |
451 // for compatibility with RInfo | |
452 int fpu () const { return lo_reg_half(); } | |
304 | 453 #endif // X86 |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
454 #if defined(SPARC) || defined(ARM) || defined(PPC) |
0 | 455 FloatRegister as_float_reg () const; |
456 FloatRegister as_double_reg () const; | |
457 #endif | |
458 | |
459 jint as_jint() const { return as_constant_ptr()->as_jint(); } | |
460 jlong as_jlong() const { return as_constant_ptr()->as_jlong(); } | |
461 jfloat as_jfloat() const { return as_constant_ptr()->as_jfloat(); } | |
462 jdouble as_jdouble() const { return as_constant_ptr()->as_jdouble(); } | |
463 jobject as_jobject() const { return as_constant_ptr()->as_jobject(); } | |
464 | |
465 void print() const PRODUCT_RETURN; | |
466 void print(outputStream* out) const PRODUCT_RETURN; | |
467 }; | |
468 | |
469 | |
470 inline LIR_OprDesc::OprType as_OprType(BasicType type) { | |
471 switch (type) { | |
472 case T_INT: return LIR_OprDesc::int_type; | |
473 case T_LONG: return LIR_OprDesc::long_type; | |
474 case T_FLOAT: return LIR_OprDesc::float_type; | |
475 case T_DOUBLE: return LIR_OprDesc::double_type; | |
476 case T_OBJECT: | |
477 case T_ARRAY: return LIR_OprDesc::object_type; | |
1816
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
478 case T_ADDRESS: return LIR_OprDesc::address_type; |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
479 case T_METADATA: return LIR_OprDesc::metadata_type; |
0 | 480 case T_ILLEGAL: // fall through |
481 default: ShouldNotReachHere(); return LIR_OprDesc::unknown_type; | |
482 } | |
483 } | |
484 | |
485 inline BasicType as_BasicType(LIR_OprDesc::OprType t) { | |
486 switch (t) { | |
487 case LIR_OprDesc::int_type: return T_INT; | |
488 case LIR_OprDesc::long_type: return T_LONG; | |
489 case LIR_OprDesc::float_type: return T_FLOAT; | |
490 case LIR_OprDesc::double_type: return T_DOUBLE; | |
491 case LIR_OprDesc::object_type: return T_OBJECT; | |
1816
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
492 case LIR_OprDesc::address_type: return T_ADDRESS; |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
493 case LIR_OprDesc::metadata_type:return T_METADATA; |
0 | 494 case LIR_OprDesc::unknown_type: // fall through |
495 default: ShouldNotReachHere(); return T_ILLEGAL; | |
496 } | |
497 } | |
498 | |
499 | |
500 // LIR_Address | |
501 class LIR_Address: public LIR_OprPtr { | |
502 friend class LIR_OpVisitState; | |
503 | |
504 public: | |
505 // NOTE: currently these must be the log2 of the scale factor (and | |
506 // must also be equivalent to the ScaleFactor enum in | |
507 // assembler_i486.hpp) | |
508 enum Scale { | |
509 times_1 = 0, | |
510 times_2 = 1, | |
511 times_4 = 2, | |
512 times_8 = 3 | |
513 }; | |
514 | |
515 private: | |
516 LIR_Opr _base; | |
517 LIR_Opr _index; | |
518 Scale _scale; | |
519 intx _disp; | |
520 BasicType _type; | |
521 | |
522 public: | |
523 LIR_Address(LIR_Opr base, LIR_Opr index, BasicType type): | |
524 _base(base) | |
525 , _index(index) | |
526 , _scale(times_1) | |
527 , _type(type) | |
528 , _disp(0) { verify(); } | |
529 | |
1572 | 530 LIR_Address(LIR_Opr base, intx disp, BasicType type): |
0 | 531 _base(base) |
532 , _index(LIR_OprDesc::illegalOpr()) | |
533 , _scale(times_1) | |
534 , _type(type) | |
535 , _disp(disp) { verify(); } | |
536 | |
1572 | 537 LIR_Address(LIR_Opr base, BasicType type): |
538 _base(base) | |
539 , _index(LIR_OprDesc::illegalOpr()) | |
540 , _scale(times_1) | |
541 , _type(type) | |
542 , _disp(0) { verify(); } | |
543 | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
544 #if defined(X86) || defined(ARM) |
1572 | 545 LIR_Address(LIR_Opr base, LIR_Opr index, Scale scale, intx disp, BasicType type): |
0 | 546 _base(base) |
547 , _index(index) | |
548 , _scale(scale) | |
549 , _type(type) | |
550 , _disp(disp) { verify(); } | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
551 #endif // X86 || ARM |
0 | 552 |
553 LIR_Opr base() const { return _base; } | |
554 LIR_Opr index() const { return _index; } | |
555 Scale scale() const { return _scale; } | |
556 intx disp() const { return _disp; } | |
557 | |
558 bool equals(LIR_Address* other) const { return base() == other->base() && index() == other->index() && disp() == other->disp() && scale() == other->scale(); } | |
559 | |
560 virtual LIR_Address* as_address() { return this; } | |
561 virtual BasicType type() const { return _type; } | |
562 virtual void print_value_on(outputStream* out) const PRODUCT_RETURN; | |
563 | |
564 void verify() const PRODUCT_RETURN; | |
565 | |
566 static Scale scale(BasicType type); | |
567 }; | |
568 | |
569 | |
570 // operand factory | |
571 class LIR_OprFact: public AllStatic { | |
572 public: | |
573 | |
574 static LIR_Opr illegalOpr; | |
575 | |
1816
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
576 static LIR_Opr single_cpu(int reg) { |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
577 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
578 LIR_OprDesc::int_type | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
579 LIR_OprDesc::cpu_register | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
580 LIR_OprDesc::single_size); |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
581 } |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
582 static LIR_Opr single_cpu_oop(int reg) { |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
583 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
584 LIR_OprDesc::object_type | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
585 LIR_OprDesc::cpu_register | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
586 LIR_OprDesc::single_size); |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
587 } |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
588 static LIR_Opr single_cpu_address(int reg) { |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
589 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
590 LIR_OprDesc::address_type | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
591 LIR_OprDesc::cpu_register | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
592 LIR_OprDesc::single_size); |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
593 } |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
594 static LIR_Opr single_cpu_metadata(int reg) { |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
595 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
596 LIR_OprDesc::metadata_type | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
597 LIR_OprDesc::cpu_register | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
598 LIR_OprDesc::single_size); |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
599 } |
304 | 600 static LIR_Opr double_cpu(int reg1, int reg2) { |
601 LP64_ONLY(assert(reg1 == reg2, "must be identical")); | |
602 return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) | | |
603 (reg2 << LIR_OprDesc::reg2_shift) | | |
604 LIR_OprDesc::long_type | | |
605 LIR_OprDesc::cpu_register | | |
606 LIR_OprDesc::double_size); | |
607 } | |
0 | 608 |
304 | 609 static LIR_Opr single_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | |
610 LIR_OprDesc::float_type | | |
611 LIR_OprDesc::fpu_register | | |
612 LIR_OprDesc::single_size); } | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
613 #if defined(ARM) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
614 static LIR_Opr double_fpu(int reg1, int reg2) { return (LIR_Opr)((reg1 << LIR_OprDesc::reg1_shift) | (reg2 << LIR_OprDesc::reg2_shift) | LIR_OprDesc::double_type | LIR_OprDesc::fpu_register | LIR_OprDesc::double_size); } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
615 static LIR_Opr single_softfp(int reg) { return (LIR_Opr)((reg << LIR_OprDesc::reg1_shift) | LIR_OprDesc::float_type | LIR_OprDesc::cpu_register | LIR_OprDesc::single_size); } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
616 static LIR_Opr double_softfp(int reg1, int reg2) { return (LIR_Opr)((reg1 << LIR_OprDesc::reg1_shift) | (reg2 << LIR_OprDesc::reg2_shift) | LIR_OprDesc::double_type | LIR_OprDesc::cpu_register | LIR_OprDesc::double_size); } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
617 #endif |
0 | 618 #ifdef SPARC |
304 | 619 static LIR_Opr double_fpu(int reg1, int reg2) { return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) | |
620 (reg2 << LIR_OprDesc::reg2_shift) | | |
621 LIR_OprDesc::double_type | | |
622 LIR_OprDesc::fpu_register | | |
623 LIR_OprDesc::double_size); } | |
0 | 624 #endif |
304 | 625 #ifdef X86 |
626 static LIR_Opr double_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | | |
627 (reg << LIR_OprDesc::reg2_shift) | | |
628 LIR_OprDesc::double_type | | |
629 LIR_OprDesc::fpu_register | | |
630 LIR_OprDesc::double_size); } | |
631 | |
632 static LIR_Opr single_xmm(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | | |
633 LIR_OprDesc::float_type | | |
634 LIR_OprDesc::fpu_register | | |
635 LIR_OprDesc::single_size | | |
636 LIR_OprDesc::is_xmm_mask); } | |
637 static LIR_Opr double_xmm(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | | |
638 (reg << LIR_OprDesc::reg2_shift) | | |
639 LIR_OprDesc::double_type | | |
640 LIR_OprDesc::fpu_register | | |
641 LIR_OprDesc::double_size | | |
642 LIR_OprDesc::is_xmm_mask); } | |
643 #endif // X86 | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
644 #ifdef PPC |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
645 static LIR_Opr double_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
646 (reg << LIR_OprDesc::reg2_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
647 LIR_OprDesc::double_type | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
648 LIR_OprDesc::fpu_register | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
649 LIR_OprDesc::double_size); } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
650 static LIR_Opr single_softfp(int reg) { return (LIR_Opr)((reg << LIR_OprDesc::reg1_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
651 LIR_OprDesc::float_type | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
652 LIR_OprDesc::cpu_register | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
653 LIR_OprDesc::single_size); } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
654 static LIR_Opr double_softfp(int reg1, int reg2) { return (LIR_Opr)((reg2 << LIR_OprDesc::reg1_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
655 (reg1 << LIR_OprDesc::reg2_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
656 LIR_OprDesc::double_type | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
657 LIR_OprDesc::cpu_register | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
658 LIR_OprDesc::double_size); } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
659 #endif // PPC |
0 | 660 |
661 static LIR_Opr virtual_register(int index, BasicType type) { | |
662 LIR_Opr res; | |
663 switch (type) { | |
664 case T_OBJECT: // fall through | |
304 | 665 case T_ARRAY: |
666 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
667 LIR_OprDesc::object_type | | |
668 LIR_OprDesc::cpu_register | | |
669 LIR_OprDesc::single_size | | |
670 LIR_OprDesc::virtual_mask); | |
671 break; | |
672 | |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
673 case T_METADATA: |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
674 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
675 LIR_OprDesc::metadata_type| |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
676 LIR_OprDesc::cpu_register | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
677 LIR_OprDesc::single_size | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
678 LIR_OprDesc::virtual_mask); |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
679 break; |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
680 |
304 | 681 case T_INT: |
682 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
683 LIR_OprDesc::int_type | | |
684 LIR_OprDesc::cpu_register | | |
685 LIR_OprDesc::single_size | | |
686 LIR_OprDesc::virtual_mask); | |
687 break; | |
688 | |
1816
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
689 case T_ADDRESS: |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
690 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
691 LIR_OprDesc::address_type | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
692 LIR_OprDesc::cpu_register | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
693 LIR_OprDesc::single_size | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
694 LIR_OprDesc::virtual_mask); |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
695 break; |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
696 |
304 | 697 case T_LONG: |
698 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
699 LIR_OprDesc::long_type | | |
700 LIR_OprDesc::cpu_register | | |
701 LIR_OprDesc::double_size | | |
702 LIR_OprDesc::virtual_mask); | |
703 break; | |
704 | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
705 #ifdef __SOFTFP__ |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
706 case T_FLOAT: |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
707 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
708 LIR_OprDesc::float_type | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
709 LIR_OprDesc::cpu_register | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
710 LIR_OprDesc::single_size | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
711 LIR_OprDesc::virtual_mask); |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
712 break; |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
713 case T_DOUBLE: |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
714 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
715 LIR_OprDesc::double_type | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
716 LIR_OprDesc::cpu_register | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
717 LIR_OprDesc::double_size | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
718 LIR_OprDesc::virtual_mask); |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
719 break; |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
720 #else // __SOFTFP__ |
304 | 721 case T_FLOAT: |
722 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
723 LIR_OprDesc::float_type | | |
724 LIR_OprDesc::fpu_register | | |
725 LIR_OprDesc::single_size | | |
726 LIR_OprDesc::virtual_mask); | |
727 break; | |
728 | |
729 case | |
730 T_DOUBLE: res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
731 LIR_OprDesc::double_type | | |
732 LIR_OprDesc::fpu_register | | |
733 LIR_OprDesc::double_size | | |
734 LIR_OprDesc::virtual_mask); | |
735 break; | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
736 #endif // __SOFTFP__ |
0 | 737 default: ShouldNotReachHere(); res = illegalOpr; |
738 } | |
739 | |
740 #ifdef ASSERT | |
741 res->validate_type(); | |
742 assert(res->vreg_number() == index, "conversion check"); | |
743 assert(index >= LIR_OprDesc::vreg_base, "must start at vreg_base"); | |
744 assert(index <= (max_jint >> LIR_OprDesc::data_shift), "index is too big"); | |
745 | |
746 // old-style calculation; check if old and new method are equal | |
747 LIR_OprDesc::OprType t = as_OprType(type); | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
748 #ifdef __SOFTFP__ |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
749 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
750 t | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
751 LIR_OprDesc::cpu_register | |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
752 LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask); |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
753 #else // __SOFTFP__ |
304 | 754 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | t | |
755 ((type == T_FLOAT || type == T_DOUBLE) ? LIR_OprDesc::fpu_register : LIR_OprDesc::cpu_register) | | |
0 | 756 LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask); |
757 assert(res == old_res, "old and new method not equal"); | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
758 #endif // __SOFTFP__ |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
759 #endif // ASSERT |
0 | 760 |
761 return res; | |
762 } | |
763 | |
764 // 'index' is computed by FrameMap::local_stack_pos(index); do not use other parameters as | |
765 // the index is platform independent; a double stack useing indeces 2 and 3 has always | |
766 // index 2. | |
767 static LIR_Opr stack(int index, BasicType type) { | |
768 LIR_Opr res; | |
769 switch (type) { | |
770 case T_OBJECT: // fall through | |
304 | 771 case T_ARRAY: |
772 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
773 LIR_OprDesc::object_type | | |
774 LIR_OprDesc::stack_value | | |
775 LIR_OprDesc::single_size); | |
776 break; | |
777 | |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
778 case T_METADATA: |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
779 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
780 LIR_OprDesc::metadata_type | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
781 LIR_OprDesc::stack_value | |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
782 LIR_OprDesc::single_size); |
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
783 break; |
304 | 784 case T_INT: |
785 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
786 LIR_OprDesc::int_type | | |
787 LIR_OprDesc::stack_value | | |
788 LIR_OprDesc::single_size); | |
789 break; | |
790 | |
1816
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
791 case T_ADDRESS: |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
792 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
793 LIR_OprDesc::address_type | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
794 LIR_OprDesc::stack_value | |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
795 LIR_OprDesc::single_size); |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
796 break; |
87b64980e2f1
6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents:
1791
diff
changeset
|
797 |
304 | 798 case T_LONG: |
799 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
800 LIR_OprDesc::long_type | | |
801 LIR_OprDesc::stack_value | | |
802 LIR_OprDesc::double_size); | |
803 break; | |
804 | |
805 case T_FLOAT: | |
806 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
807 LIR_OprDesc::float_type | | |
808 LIR_OprDesc::stack_value | | |
809 LIR_OprDesc::single_size); | |
810 break; | |
811 case T_DOUBLE: | |
812 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | | |
813 LIR_OprDesc::double_type | | |
814 LIR_OprDesc::stack_value | | |
815 LIR_OprDesc::double_size); | |
816 break; | |
0 | 817 |
818 default: ShouldNotReachHere(); res = illegalOpr; | |
819 } | |
820 | |
821 #ifdef ASSERT | |
822 assert(index >= 0, "index must be positive"); | |
823 assert(index <= (max_jint >> LIR_OprDesc::data_shift), "index is too big"); | |
824 | |
304 | 825 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | |
826 LIR_OprDesc::stack_value | | |
827 as_OprType(type) | | |
828 LIR_OprDesc::size_for(type)); | |
0 | 829 assert(res == old_res, "old and new method not equal"); |
830 #endif | |
831 | |
832 return res; | |
833 } | |
834 | |
835 static LIR_Opr intConst(jint i) { return (LIR_Opr)(new LIR_Const(i)); } | |
836 static LIR_Opr longConst(jlong l) { return (LIR_Opr)(new LIR_Const(l)); } | |
837 static LIR_Opr floatConst(jfloat f) { return (LIR_Opr)(new LIR_Const(f)); } | |
838 static LIR_Opr doubleConst(jdouble d) { return (LIR_Opr)(new LIR_Const(d)); } | |
839 static LIR_Opr oopConst(jobject o) { return (LIR_Opr)(new LIR_Const(o)); } | |
840 static LIR_Opr address(LIR_Address* a) { return (LIR_Opr)a; } | |
841 static LIR_Opr intptrConst(void* p) { return (LIR_Opr)(new LIR_Const(p)); } | |
842 static LIR_Opr intptrConst(intptr_t v) { return (LIR_Opr)(new LIR_Const((void*)v)); } | |
843 static LIR_Opr illegal() { return (LIR_Opr)-1; } | |
1297
c466efa608d5
6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents:
1295
diff
changeset
|
844 static LIR_Opr addressConst(jint i) { return (LIR_Opr)(new LIR_Const(i, true)); } |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
845 static LIR_Opr metadataConst(Metadata* m) { return (LIR_Opr)(new LIR_Const(m)); } |
0 | 846 |
847 static LIR_Opr value_type(ValueType* type); | |
848 static LIR_Opr dummy_value_type(ValueType* type); | |
849 }; | |
850 | |
851 | |
852 //------------------------------------------------------------------------------- | |
853 // LIR Instructions | |
854 //------------------------------------------------------------------------------- | |
855 // | |
856 // Note: | |
857 // - every instruction has a result operand | |
858 // - every instruction has an CodeEmitInfo operand (can be revisited later) | |
859 // - every instruction has a LIR_OpCode operand | |
860 // - LIR_OpN, means an instruction that has N input operands | |
861 // | |
862 // class hierarchy: | |
863 // | |
864 class LIR_Op; | |
865 class LIR_Op0; | |
866 class LIR_OpLabel; | |
867 class LIR_Op1; | |
868 class LIR_OpBranch; | |
869 class LIR_OpConvert; | |
870 class LIR_OpAllocObj; | |
871 class LIR_OpRoundFP; | |
872 class LIR_Op2; | |
873 class LIR_OpDelay; | |
874 class LIR_Op3; | |
875 class LIR_OpAllocArray; | |
876 class LIR_OpCall; | |
877 class LIR_OpJavaCall; | |
878 class LIR_OpRTCall; | |
879 class LIR_OpArrayCopy; | |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
880 class LIR_OpUpdateCRC32; |
0 | 881 class LIR_OpLock; |
882 class LIR_OpTypeCheck; | |
883 class LIR_OpCompareAndSwap; | |
884 class LIR_OpProfileCall; | |
12875
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
885 class LIR_OpProfileType; |
9156
acadb114c818
8011648: C1: optimized build is broken after 7153771
roland
parents:
8860
diff
changeset
|
886 #ifdef ASSERT |
8860 | 887 class LIR_OpAssert; |
9156
acadb114c818
8011648: C1: optimized build is broken after 7153771
roland
parents:
8860
diff
changeset
|
888 #endif |
0 | 889 |
890 // LIR operation codes | |
891 enum LIR_Code { | |
892 lir_none | |
893 , begin_op0 | |
894 , lir_word_align | |
895 , lir_label | |
896 , lir_nop | |
897 , lir_backwardbranch_target | |
898 , lir_std_entry | |
899 , lir_osr_entry | |
900 , lir_build_frame | |
901 , lir_fpop_raw | |
902 , lir_24bit_FPU | |
903 , lir_reset_FPU | |
904 , lir_breakpoint | |
905 , lir_rtcall | |
906 , lir_membar | |
907 , lir_membar_acquire | |
908 , lir_membar_release | |
4966
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
909 , lir_membar_loadload |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
910 , lir_membar_storestore |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
911 , lir_membar_loadstore |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
912 , lir_membar_storeload |
0 | 913 , lir_get_thread |
914 , end_op0 | |
915 , begin_op1 | |
916 , lir_fxch | |
917 , lir_fld | |
918 , lir_ffree | |
919 , lir_push | |
920 , lir_pop | |
921 , lir_null_check | |
922 , lir_return | |
923 , lir_leal | |
924 , lir_neg | |
925 , lir_branch | |
926 , lir_cond_float_branch | |
927 , lir_move | |
928 , lir_prefetchr | |
929 , lir_prefetchw | |
930 , lir_convert | |
931 , lir_alloc_object | |
932 , lir_monaddr | |
933 , lir_roundfp | |
934 , lir_safepoint | |
1783 | 935 , lir_pack64 |
936 , lir_unpack64 | |
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1297
diff
changeset
|
937 , lir_unwind |
0 | 938 , end_op1 |
939 , begin_op2 | |
940 , lir_cmp | |
941 , lir_cmp_l2i | |
942 , lir_ucmp_fd2i | |
943 , lir_cmp_fd2i | |
944 , lir_cmove | |
945 , lir_add | |
946 , lir_sub | |
947 , lir_mul | |
948 , lir_mul_strictfp | |
949 , lir_div | |
950 , lir_div_strictfp | |
951 , lir_rem | |
952 , lir_sqrt | |
953 , lir_abs | |
954 , lir_sin | |
955 , lir_cos | |
956 , lir_tan | |
957 , lir_log | |
958 , lir_log10 | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
959 , lir_exp |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
960 , lir_pow |
0 | 961 , lir_logic_and |
962 , lir_logic_or | |
963 , lir_logic_xor | |
964 , lir_shl | |
965 , lir_shr | |
966 , lir_ushr | |
967 , lir_alloc_array | |
968 , lir_throw | |
969 , lir_compare_to | |
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
970 , lir_xadd |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
971 , lir_xchg |
0 | 972 , end_op2 |
973 , begin_op3 | |
974 , lir_idiv | |
975 , lir_irem | |
976 , end_op3 | |
977 , begin_opJavaCall | |
978 , lir_static_call | |
979 , lir_optvirtual_call | |
980 , lir_icvirtual_call | |
981 , lir_virtual_call | |
1295 | 982 , lir_dynamic_call |
0 | 983 , end_opJavaCall |
984 , begin_opArrayCopy | |
985 , lir_arraycopy | |
986 , end_opArrayCopy | |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
987 , begin_opUpdateCRC32 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
988 , lir_updatecrc32 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
989 , end_opUpdateCRC32 |
0 | 990 , begin_opLock |
991 , lir_lock | |
992 , lir_unlock | |
993 , end_opLock | |
994 , begin_delay_slot | |
995 , lir_delay_slot | |
996 , end_delay_slot | |
997 , begin_opTypeCheck | |
998 , lir_instanceof | |
999 , lir_checkcast | |
1000 , lir_store_check | |
1001 , end_opTypeCheck | |
1002 , begin_opCompareAndSwap | |
1003 , lir_cas_long | |
1004 , lir_cas_obj | |
1005 , lir_cas_int | |
1006 , end_opCompareAndSwap | |
1007 , begin_opMDOProfile | |
1008 , lir_profile_call | |
12875
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1009 , lir_profile_type |
0 | 1010 , end_opMDOProfile |
8860 | 1011 , begin_opAssert |
1012 , lir_assert | |
1013 , end_opAssert | |
0 | 1014 }; |
1015 | |
1016 | |
1017 enum LIR_Condition { | |
1018 lir_cond_equal | |
1019 , lir_cond_notEqual | |
1020 , lir_cond_less | |
1021 , lir_cond_lessEqual | |
1022 , lir_cond_greaterEqual | |
1023 , lir_cond_greater | |
1024 , lir_cond_belowEqual | |
1025 , lir_cond_aboveEqual | |
1026 , lir_cond_always | |
1027 , lir_cond_unknown = -1 | |
1028 }; | |
1029 | |
1030 | |
1031 enum LIR_PatchCode { | |
1032 lir_patch_none, | |
1033 lir_patch_low, | |
1034 lir_patch_high, | |
1035 lir_patch_normal | |
1036 }; | |
1037 | |
1038 | |
1039 enum LIR_MoveKind { | |
1040 lir_move_normal, | |
1041 lir_move_volatile, | |
1042 lir_move_unaligned, | |
2002 | 1043 lir_move_wide, |
0 | 1044 lir_move_max_flag |
1045 }; | |
1046 | |
1047 | |
1048 // -------------------------------------------------- | |
1049 // LIR_Op | |
1050 // -------------------------------------------------- | |
1051 class LIR_Op: public CompilationResourceObj { | |
1052 friend class LIR_OpVisitState; | |
1053 | |
1054 #ifdef ASSERT | |
1055 private: | |
1056 const char * _file; | |
1057 int _line; | |
1058 #endif | |
1059 | |
1060 protected: | |
1061 LIR_Opr _result; | |
1062 unsigned short _code; | |
1063 unsigned short _flags; | |
1064 CodeEmitInfo* _info; | |
1065 int _id; // value id for register allocation | |
1066 int _fpu_pop_count; | |
1067 Instruction* _source; // for debugging | |
1068 | |
1069 static void print_condition(outputStream* out, LIR_Condition cond) PRODUCT_RETURN; | |
1070 | |
1071 protected: | |
1072 static bool is_in_range(LIR_Code test, LIR_Code start, LIR_Code end) { return start < test && test < end; } | |
1073 | |
1074 public: | |
1075 LIR_Op() | |
1076 : _result(LIR_OprFact::illegalOpr) | |
1077 , _code(lir_none) | |
1078 , _flags(0) | |
1079 , _info(NULL) | |
1080 #ifdef ASSERT | |
1081 , _file(NULL) | |
1082 , _line(0) | |
1083 #endif | |
1084 , _fpu_pop_count(0) | |
1085 , _source(NULL) | |
1086 , _id(-1) {} | |
1087 | |
1088 LIR_Op(LIR_Code code, LIR_Opr result, CodeEmitInfo* info) | |
1089 : _result(result) | |
1090 , _code(code) | |
1091 , _flags(0) | |
1092 , _info(info) | |
1093 #ifdef ASSERT | |
1094 , _file(NULL) | |
1095 , _line(0) | |
1096 #endif | |
1097 , _fpu_pop_count(0) | |
1098 , _source(NULL) | |
1099 , _id(-1) {} | |
1100 | |
1101 CodeEmitInfo* info() const { return _info; } | |
1102 LIR_Code code() const { return (LIR_Code)_code; } | |
1103 LIR_Opr result_opr() const { return _result; } | |
1104 void set_result_opr(LIR_Opr opr) { _result = opr; } | |
1105 | |
1106 #ifdef ASSERT | |
1107 void set_file_and_line(const char * file, int line) { | |
1108 _file = file; | |
1109 _line = line; | |
1110 } | |
1111 #endif | |
1112 | |
1113 virtual const char * name() const PRODUCT_RETURN0; | |
1114 | |
1115 int id() const { return _id; } | |
1116 void set_id(int id) { _id = id; } | |
1117 | |
1118 // FPU stack simulation helpers -- only used on Intel | |
1119 void set_fpu_pop_count(int count) { assert(count >= 0 && count <= 1, "currently only 0 and 1 are valid"); _fpu_pop_count = count; } | |
1120 int fpu_pop_count() const { return _fpu_pop_count; } | |
1121 bool pop_fpu_stack() { return _fpu_pop_count > 0; } | |
1122 | |
1123 Instruction* source() const { return _source; } | |
1124 void set_source(Instruction* ins) { _source = ins; } | |
1125 | |
1126 virtual void emit_code(LIR_Assembler* masm) = 0; | |
1127 virtual void print_instr(outputStream* out) const = 0; | |
1128 virtual void print_on(outputStream* st) const PRODUCT_RETURN; | |
1129 | |
1130 virtual LIR_OpCall* as_OpCall() { return NULL; } | |
1131 virtual LIR_OpJavaCall* as_OpJavaCall() { return NULL; } | |
1132 virtual LIR_OpLabel* as_OpLabel() { return NULL; } | |
1133 virtual LIR_OpDelay* as_OpDelay() { return NULL; } | |
1134 virtual LIR_OpLock* as_OpLock() { return NULL; } | |
1135 virtual LIR_OpAllocArray* as_OpAllocArray() { return NULL; } | |
1136 virtual LIR_OpAllocObj* as_OpAllocObj() { return NULL; } | |
1137 virtual LIR_OpRoundFP* as_OpRoundFP() { return NULL; } | |
1138 virtual LIR_OpBranch* as_OpBranch() { return NULL; } | |
1139 virtual LIR_OpRTCall* as_OpRTCall() { return NULL; } | |
1140 virtual LIR_OpConvert* as_OpConvert() { return NULL; } | |
1141 virtual LIR_Op0* as_Op0() { return NULL; } | |
1142 virtual LIR_Op1* as_Op1() { return NULL; } | |
1143 virtual LIR_Op2* as_Op2() { return NULL; } | |
1144 virtual LIR_Op3* as_Op3() { return NULL; } | |
1145 virtual LIR_OpArrayCopy* as_OpArrayCopy() { return NULL; } | |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1146 virtual LIR_OpUpdateCRC32* as_OpUpdateCRC32() { return NULL; } |
0 | 1147 virtual LIR_OpTypeCheck* as_OpTypeCheck() { return NULL; } |
1148 virtual LIR_OpCompareAndSwap* as_OpCompareAndSwap() { return NULL; } | |
1149 virtual LIR_OpProfileCall* as_OpProfileCall() { return NULL; } | |
12875
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1150 virtual LIR_OpProfileType* as_OpProfileType() { return NULL; } |
9156
acadb114c818
8011648: C1: optimized build is broken after 7153771
roland
parents:
8860
diff
changeset
|
1151 #ifdef ASSERT |
8860 | 1152 virtual LIR_OpAssert* as_OpAssert() { return NULL; } |
9156
acadb114c818
8011648: C1: optimized build is broken after 7153771
roland
parents:
8860
diff
changeset
|
1153 #endif |
0 | 1154 |
1155 virtual void verify() const {} | |
1156 }; | |
1157 | |
1158 // for calls | |
1159 class LIR_OpCall: public LIR_Op { | |
1160 friend class LIR_OpVisitState; | |
1161 | |
1162 protected: | |
1163 address _addr; | |
1164 LIR_OprList* _arguments; | |
1165 protected: | |
1166 LIR_OpCall(LIR_Code code, address addr, LIR_Opr result, | |
1167 LIR_OprList* arguments, CodeEmitInfo* info = NULL) | |
1168 : LIR_Op(code, result, info) | |
1169 , _arguments(arguments) | |
1170 , _addr(addr) {} | |
1171 | |
1172 public: | |
1173 address addr() const { return _addr; } | |
1174 const LIR_OprList* arguments() const { return _arguments; } | |
1175 virtual LIR_OpCall* as_OpCall() { return this; } | |
1176 }; | |
1177 | |
1178 | |
1179 // -------------------------------------------------- | |
1180 // LIR_OpJavaCall | |
1181 // -------------------------------------------------- | |
1182 class LIR_OpJavaCall: public LIR_OpCall { | |
1183 friend class LIR_OpVisitState; | |
1184 | |
1185 private: | |
1564 | 1186 ciMethod* _method; |
1187 LIR_Opr _receiver; | |
1188 LIR_Opr _method_handle_invoke_SP_save_opr; // Used in LIR_OpVisitState::visit to store the reference to FrameMap::method_handle_invoke_SP_save_opr. | |
0 | 1189 |
1190 public: | |
1191 LIR_OpJavaCall(LIR_Code code, ciMethod* method, | |
1192 LIR_Opr receiver, LIR_Opr result, | |
1193 address addr, LIR_OprList* arguments, | |
1194 CodeEmitInfo* info) | |
1195 : LIR_OpCall(code, addr, result, arguments, info) | |
1196 , _receiver(receiver) | |
1564 | 1197 , _method(method) |
1198 , _method_handle_invoke_SP_save_opr(LIR_OprFact::illegalOpr) | |
1199 { assert(is_in_range(code, begin_opJavaCall, end_opJavaCall), "code check"); } | |
0 | 1200 |
1201 LIR_OpJavaCall(LIR_Code code, ciMethod* method, | |
1202 LIR_Opr receiver, LIR_Opr result, intptr_t vtable_offset, | |
1203 LIR_OprList* arguments, CodeEmitInfo* info) | |
1204 : LIR_OpCall(code, (address)vtable_offset, result, arguments, info) | |
1205 , _receiver(receiver) | |
1564 | 1206 , _method(method) |
1207 , _method_handle_invoke_SP_save_opr(LIR_OprFact::illegalOpr) | |
1208 { assert(is_in_range(code, begin_opJavaCall, end_opJavaCall), "code check"); } | |
0 | 1209 |
1210 LIR_Opr receiver() const { return _receiver; } | |
1211 ciMethod* method() const { return _method; } | |
1212 | |
1295 | 1213 // JSR 292 support. |
1214 bool is_invokedynamic() const { return code() == lir_dynamic_call; } | |
1215 bool is_method_handle_invoke() const { | |
1216 return | |
6266
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1217 method()->is_compiled_lambda_form() // Java-generated adapter |
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1218 || |
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1219 method()->is_method_handle_intrinsic(); // JVM-generated MH intrinsic |
1295 | 1220 } |
1221 | |
0 | 1222 intptr_t vtable_offset() const { |
1223 assert(_code == lir_virtual_call, "only have vtable for real vcall"); | |
1224 return (intptr_t) addr(); | |
1225 } | |
1226 | |
1227 virtual void emit_code(LIR_Assembler* masm); | |
1228 virtual LIR_OpJavaCall* as_OpJavaCall() { return this; } | |
1229 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1230 }; | |
1231 | |
1232 // -------------------------------------------------- | |
1233 // LIR_OpLabel | |
1234 // -------------------------------------------------- | |
1235 // Location where a branch can continue | |
1236 class LIR_OpLabel: public LIR_Op { | |
1237 friend class LIR_OpVisitState; | |
1238 | |
1239 private: | |
1240 Label* _label; | |
1241 public: | |
1242 LIR_OpLabel(Label* lbl) | |
1243 : LIR_Op(lir_label, LIR_OprFact::illegalOpr, NULL) | |
1244 , _label(lbl) {} | |
1245 Label* label() const { return _label; } | |
1246 | |
1247 virtual void emit_code(LIR_Assembler* masm); | |
1248 virtual LIR_OpLabel* as_OpLabel() { return this; } | |
1249 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1250 }; | |
1251 | |
1252 // LIR_OpArrayCopy | |
1253 class LIR_OpArrayCopy: public LIR_Op { | |
1254 friend class LIR_OpVisitState; | |
1255 | |
1256 private: | |
1257 ArrayCopyStub* _stub; | |
1258 LIR_Opr _src; | |
1259 LIR_Opr _src_pos; | |
1260 LIR_Opr _dst; | |
1261 LIR_Opr _dst_pos; | |
1262 LIR_Opr _length; | |
1263 LIR_Opr _tmp; | |
1264 ciArrayKlass* _expected_type; | |
1265 int _flags; | |
1266 | |
1267 public: | |
1268 enum Flags { | |
1269 src_null_check = 1 << 0, | |
1270 dst_null_check = 1 << 1, | |
1271 src_pos_positive_check = 1 << 2, | |
1272 dst_pos_positive_check = 1 << 3, | |
1273 length_positive_check = 1 << 4, | |
1274 src_range_check = 1 << 5, | |
1275 dst_range_check = 1 << 6, | |
1276 type_check = 1 << 7, | |
2446 | 1277 overlapping = 1 << 8, |
1278 unaligned = 1 << 9, | |
1279 src_objarray = 1 << 10, | |
1280 dst_objarray = 1 << 11, | |
1281 all_flags = (1 << 12) - 1 | |
0 | 1282 }; |
1283 | |
1284 LIR_OpArrayCopy(LIR_Opr src, LIR_Opr src_pos, LIR_Opr dst, LIR_Opr dst_pos, LIR_Opr length, LIR_Opr tmp, | |
1285 ciArrayKlass* expected_type, int flags, CodeEmitInfo* info); | |
1286 | |
1287 LIR_Opr src() const { return _src; } | |
1288 LIR_Opr src_pos() const { return _src_pos; } | |
1289 LIR_Opr dst() const { return _dst; } | |
1290 LIR_Opr dst_pos() const { return _dst_pos; } | |
1291 LIR_Opr length() const { return _length; } | |
1292 LIR_Opr tmp() const { return _tmp; } | |
1293 int flags() const { return _flags; } | |
1294 ciArrayKlass* expected_type() const { return _expected_type; } | |
1295 ArrayCopyStub* stub() const { return _stub; } | |
1296 | |
1297 virtual void emit_code(LIR_Assembler* masm); | |
1298 virtual LIR_OpArrayCopy* as_OpArrayCopy() { return this; } | |
1299 void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1300 }; | |
1301 | |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1302 // LIR_OpUpdateCRC32 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1303 class LIR_OpUpdateCRC32: public LIR_Op { |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1304 friend class LIR_OpVisitState; |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1305 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1306 private: |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1307 LIR_Opr _crc; |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1308 LIR_Opr _val; |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1309 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1310 public: |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1311 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1312 LIR_OpUpdateCRC32(LIR_Opr crc, LIR_Opr val, LIR_Opr res); |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1313 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1314 LIR_Opr crc() const { return _crc; } |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1315 LIR_Opr val() const { return _val; } |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1316 |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1317 virtual void emit_code(LIR_Assembler* masm); |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1318 virtual LIR_OpUpdateCRC32* as_OpUpdateCRC32() { return this; } |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1319 void print_instr(outputStream* out) const PRODUCT_RETURN; |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
1320 }; |
0 | 1321 |
1322 // -------------------------------------------------- | |
1323 // LIR_Op0 | |
1324 // -------------------------------------------------- | |
1325 class LIR_Op0: public LIR_Op { | |
1326 friend class LIR_OpVisitState; | |
1327 | |
1328 public: | |
1329 LIR_Op0(LIR_Code code) | |
1330 : LIR_Op(code, LIR_OprFact::illegalOpr, NULL) { assert(is_in_range(code, begin_op0, end_op0), "code check"); } | |
1331 LIR_Op0(LIR_Code code, LIR_Opr result, CodeEmitInfo* info = NULL) | |
1332 : LIR_Op(code, result, info) { assert(is_in_range(code, begin_op0, end_op0), "code check"); } | |
1333 | |
1334 virtual void emit_code(LIR_Assembler* masm); | |
1335 virtual LIR_Op0* as_Op0() { return this; } | |
1336 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1337 }; | |
1338 | |
1339 | |
1340 // -------------------------------------------------- | |
1341 // LIR_Op1 | |
1342 // -------------------------------------------------- | |
1343 | |
1344 class LIR_Op1: public LIR_Op { | |
1345 friend class LIR_OpVisitState; | |
1346 | |
1347 protected: | |
1348 LIR_Opr _opr; // input operand | |
1349 BasicType _type; // Operand types | |
1350 LIR_PatchCode _patch; // only required with patchin (NEEDS_CLEANUP: do we want a special instruction for patching?) | |
1351 | |
1352 static void print_patch_code(outputStream* out, LIR_PatchCode code); | |
1353 | |
1354 void set_kind(LIR_MoveKind kind) { | |
1355 assert(code() == lir_move, "must be"); | |
1356 _flags = kind; | |
1357 } | |
1358 | |
1359 public: | |
1360 LIR_Op1(LIR_Code code, LIR_Opr opr, LIR_Opr result = LIR_OprFact::illegalOpr, BasicType type = T_ILLEGAL, LIR_PatchCode patch = lir_patch_none, CodeEmitInfo* info = NULL) | |
1361 : LIR_Op(code, result, info) | |
1362 , _opr(opr) | |
1363 , _patch(patch) | |
1364 , _type(type) { assert(is_in_range(code, begin_op1, end_op1), "code check"); } | |
1365 | |
1366 LIR_Op1(LIR_Code code, LIR_Opr opr, LIR_Opr result, BasicType type, LIR_PatchCode patch, CodeEmitInfo* info, LIR_MoveKind kind) | |
1367 : LIR_Op(code, result, info) | |
1368 , _opr(opr) | |
1369 , _patch(patch) | |
1370 , _type(type) { | |
1371 assert(code == lir_move, "must be"); | |
1372 set_kind(kind); | |
1373 } | |
1374 | |
1375 LIR_Op1(LIR_Code code, LIR_Opr opr, CodeEmitInfo* info) | |
1376 : LIR_Op(code, LIR_OprFact::illegalOpr, info) | |
1377 , _opr(opr) | |
1378 , _patch(lir_patch_none) | |
1379 , _type(T_ILLEGAL) { assert(is_in_range(code, begin_op1, end_op1), "code check"); } | |
1380 | |
1381 LIR_Opr in_opr() const { return _opr; } | |
1382 LIR_PatchCode patch_code() const { return _patch; } | |
1383 BasicType type() const { return _type; } | |
1384 | |
1385 LIR_MoveKind move_kind() const { | |
1386 assert(code() == lir_move, "must be"); | |
1387 return (LIR_MoveKind)_flags; | |
1388 } | |
1389 | |
1390 virtual void emit_code(LIR_Assembler* masm); | |
1391 virtual LIR_Op1* as_Op1() { return this; } | |
1392 virtual const char * name() const PRODUCT_RETURN0; | |
1393 | |
1394 void set_in_opr(LIR_Opr opr) { _opr = opr; } | |
1395 | |
1396 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1397 virtual void verify() const; | |
1398 }; | |
1399 | |
1400 | |
1401 // for runtime calls | |
1402 class LIR_OpRTCall: public LIR_OpCall { | |
1403 friend class LIR_OpVisitState; | |
1404 | |
1405 private: | |
1406 LIR_Opr _tmp; | |
1407 public: | |
1408 LIR_OpRTCall(address addr, LIR_Opr tmp, | |
1409 LIR_Opr result, LIR_OprList* arguments, CodeEmitInfo* info = NULL) | |
1410 : LIR_OpCall(lir_rtcall, addr, result, arguments, info) | |
1411 , _tmp(tmp) {} | |
1412 | |
1413 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1414 virtual void emit_code(LIR_Assembler* masm); | |
1415 virtual LIR_OpRTCall* as_OpRTCall() { return this; } | |
1416 | |
1417 LIR_Opr tmp() const { return _tmp; } | |
1418 | |
1419 virtual void verify() const; | |
1420 }; | |
1421 | |
1422 | |
1423 class LIR_OpBranch: public LIR_Op { | |
1424 friend class LIR_OpVisitState; | |
1425 | |
1426 private: | |
1427 LIR_Condition _cond; | |
1428 BasicType _type; | |
1429 Label* _label; | |
1430 BlockBegin* _block; // if this is a branch to a block, this is the block | |
1431 BlockBegin* _ublock; // if this is a float-branch, this is the unorderd block | |
1432 CodeStub* _stub; // if this is a branch to a stub, this is the stub | |
1433 | |
1434 public: | |
4816 | 1435 LIR_OpBranch(LIR_Condition cond, BasicType type, Label* lbl) |
0 | 1436 : LIR_Op(lir_branch, LIR_OprFact::illegalOpr, (CodeEmitInfo*) NULL) |
1437 , _cond(cond) | |
4816 | 1438 , _type(type) |
0 | 1439 , _label(lbl) |
1440 , _block(NULL) | |
1441 , _ublock(NULL) | |
1442 , _stub(NULL) { } | |
1443 | |
1444 LIR_OpBranch(LIR_Condition cond, BasicType type, BlockBegin* block); | |
1445 LIR_OpBranch(LIR_Condition cond, BasicType type, CodeStub* stub); | |
1446 | |
1447 // for unordered comparisons | |
1448 LIR_OpBranch(LIR_Condition cond, BasicType type, BlockBegin* block, BlockBegin* ublock); | |
1449 | |
1450 LIR_Condition cond() const { return _cond; } | |
1451 BasicType type() const { return _type; } | |
1452 Label* label() const { return _label; } | |
1453 BlockBegin* block() const { return _block; } | |
1454 BlockBegin* ublock() const { return _ublock; } | |
1455 CodeStub* stub() const { return _stub; } | |
1456 | |
1457 void change_block(BlockBegin* b); | |
1458 void change_ublock(BlockBegin* b); | |
1459 void negate_cond(); | |
1460 | |
1461 virtual void emit_code(LIR_Assembler* masm); | |
1462 virtual LIR_OpBranch* as_OpBranch() { return this; } | |
1463 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1464 }; | |
1465 | |
1466 | |
1467 class ConversionStub; | |
1468 | |
1469 class LIR_OpConvert: public LIR_Op1 { | |
1470 friend class LIR_OpVisitState; | |
1471 | |
1472 private: | |
1473 Bytecodes::Code _bytecode; | |
1474 ConversionStub* _stub; | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1475 #ifdef PPC |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1476 LIR_Opr _tmp1; |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1477 LIR_Opr _tmp2; |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1478 #endif |
0 | 1479 |
1480 public: | |
1481 LIR_OpConvert(Bytecodes::Code code, LIR_Opr opr, LIR_Opr result, ConversionStub* stub) | |
1482 : LIR_Op1(lir_convert, opr, result) | |
1483 , _stub(stub) | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1484 #ifdef PPC |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1485 , _tmp1(LIR_OprDesc::illegalOpr()) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1486 , _tmp2(LIR_OprDesc::illegalOpr()) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1487 #endif |
0 | 1488 , _bytecode(code) {} |
1489 | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1490 #ifdef PPC |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1491 LIR_OpConvert(Bytecodes::Code code, LIR_Opr opr, LIR_Opr result, ConversionStub* stub |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1492 ,LIR_Opr tmp1, LIR_Opr tmp2) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1493 : LIR_Op1(lir_convert, opr, result) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1494 , _stub(stub) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1495 , _tmp1(tmp1) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1496 , _tmp2(tmp2) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1497 , _bytecode(code) {} |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1498 #endif |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1499 |
0 | 1500 Bytecodes::Code bytecode() const { return _bytecode; } |
1501 ConversionStub* stub() const { return _stub; } | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1502 #ifdef PPC |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1503 LIR_Opr tmp1() const { return _tmp1; } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1504 LIR_Opr tmp2() const { return _tmp2; } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1505 #endif |
0 | 1506 |
1507 virtual void emit_code(LIR_Assembler* masm); | |
1508 virtual LIR_OpConvert* as_OpConvert() { return this; } | |
1509 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1510 | |
1511 static void print_bytecode(outputStream* out, Bytecodes::Code code) PRODUCT_RETURN; | |
1512 }; | |
1513 | |
1514 | |
1515 // LIR_OpAllocObj | |
1516 class LIR_OpAllocObj : public LIR_Op1 { | |
1517 friend class LIR_OpVisitState; | |
1518 | |
1519 private: | |
1520 LIR_Opr _tmp1; | |
1521 LIR_Opr _tmp2; | |
1522 LIR_Opr _tmp3; | |
1523 LIR_Opr _tmp4; | |
1524 int _hdr_size; | |
1525 int _obj_size; | |
1526 CodeStub* _stub; | |
1527 bool _init_check; | |
1528 | |
1529 public: | |
1530 LIR_OpAllocObj(LIR_Opr klass, LIR_Opr result, | |
1531 LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4, | |
1532 int hdr_size, int obj_size, bool init_check, CodeStub* stub) | |
1533 : LIR_Op1(lir_alloc_object, klass, result) | |
1534 , _tmp1(t1) | |
1535 , _tmp2(t2) | |
1536 , _tmp3(t3) | |
1537 , _tmp4(t4) | |
1538 , _hdr_size(hdr_size) | |
1539 , _obj_size(obj_size) | |
1540 , _init_check(init_check) | |
1541 , _stub(stub) { } | |
1542 | |
1543 LIR_Opr klass() const { return in_opr(); } | |
1544 LIR_Opr obj() const { return result_opr(); } | |
1545 LIR_Opr tmp1() const { return _tmp1; } | |
1546 LIR_Opr tmp2() const { return _tmp2; } | |
1547 LIR_Opr tmp3() const { return _tmp3; } | |
1548 LIR_Opr tmp4() const { return _tmp4; } | |
1549 int header_size() const { return _hdr_size; } | |
1550 int object_size() const { return _obj_size; } | |
1551 bool init_check() const { return _init_check; } | |
1552 CodeStub* stub() const { return _stub; } | |
1553 | |
1554 virtual void emit_code(LIR_Assembler* masm); | |
1555 virtual LIR_OpAllocObj * as_OpAllocObj () { return this; } | |
1556 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1557 }; | |
1558 | |
1559 | |
1560 // LIR_OpRoundFP | |
1561 class LIR_OpRoundFP : public LIR_Op1 { | |
1562 friend class LIR_OpVisitState; | |
1563 | |
1564 private: | |
1565 LIR_Opr _tmp; | |
1566 | |
1567 public: | |
1568 LIR_OpRoundFP(LIR_Opr reg, LIR_Opr stack_loc_temp, LIR_Opr result) | |
1569 : LIR_Op1(lir_roundfp, reg, result) | |
1570 , _tmp(stack_loc_temp) {} | |
1571 | |
1572 LIR_Opr tmp() const { return _tmp; } | |
1573 virtual LIR_OpRoundFP* as_OpRoundFP() { return this; } | |
1574 void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1575 }; | |
1576 | |
1577 // LIR_OpTypeCheck | |
1578 class LIR_OpTypeCheck: public LIR_Op { | |
1579 friend class LIR_OpVisitState; | |
1580 | |
1581 private: | |
1582 LIR_Opr _object; | |
1583 LIR_Opr _array; | |
1584 ciKlass* _klass; | |
1585 LIR_Opr _tmp1; | |
1586 LIR_Opr _tmp2; | |
1587 LIR_Opr _tmp3; | |
1588 bool _fast_check; | |
1589 CodeEmitInfo* _info_for_patch; | |
1590 CodeEmitInfo* _info_for_exception; | |
1591 CodeStub* _stub; | |
1592 ciMethod* _profiled_method; | |
1593 int _profiled_bci; | |
1783 | 1594 bool _should_profile; |
0 | 1595 |
1596 public: | |
1597 LIR_OpTypeCheck(LIR_Code code, LIR_Opr result, LIR_Opr object, ciKlass* klass, | |
1598 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check, | |
1783 | 1599 CodeEmitInfo* info_for_exception, CodeEmitInfo* info_for_patch, CodeStub* stub); |
0 | 1600 LIR_OpTypeCheck(LIR_Code code, LIR_Opr object, LIR_Opr array, |
1783 | 1601 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, CodeEmitInfo* info_for_exception); |
0 | 1602 |
1603 LIR_Opr object() const { return _object; } | |
1604 LIR_Opr array() const { assert(code() == lir_store_check, "not valid"); return _array; } | |
1605 LIR_Opr tmp1() const { return _tmp1; } | |
1606 LIR_Opr tmp2() const { return _tmp2; } | |
1607 LIR_Opr tmp3() const { return _tmp3; } | |
1608 ciKlass* klass() const { assert(code() == lir_instanceof || code() == lir_checkcast, "not valid"); return _klass; } | |
1609 bool fast_check() const { assert(code() == lir_instanceof || code() == lir_checkcast, "not valid"); return _fast_check; } | |
1610 CodeEmitInfo* info_for_patch() const { return _info_for_patch; } | |
1611 CodeEmitInfo* info_for_exception() const { return _info_for_exception; } | |
1612 CodeStub* stub() const { return _stub; } | |
1613 | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
1614 // MethodData* profiling |
1783 | 1615 void set_profiled_method(ciMethod *method) { _profiled_method = method; } |
1616 void set_profiled_bci(int bci) { _profiled_bci = bci; } | |
1617 void set_should_profile(bool b) { _should_profile = b; } | |
1618 ciMethod* profiled_method() const { return _profiled_method; } | |
1619 int profiled_bci() const { return _profiled_bci; } | |
1620 bool should_profile() const { return _should_profile; } | |
0 | 1621 |
1622 virtual void emit_code(LIR_Assembler* masm); | |
1623 virtual LIR_OpTypeCheck* as_OpTypeCheck() { return this; } | |
1624 void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1625 }; | |
1626 | |
1627 // LIR_Op2 | |
1628 class LIR_Op2: public LIR_Op { | |
1629 friend class LIR_OpVisitState; | |
1630 | |
1631 int _fpu_stack_size; // for sin/cos implementation on Intel | |
1632 | |
1633 protected: | |
1634 LIR_Opr _opr1; | |
1635 LIR_Opr _opr2; | |
1636 BasicType _type; | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1637 LIR_Opr _tmp1; |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1638 LIR_Opr _tmp2; |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1639 LIR_Opr _tmp3; |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1640 LIR_Opr _tmp4; |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1641 LIR_Opr _tmp5; |
0 | 1642 LIR_Condition _condition; |
1643 | |
1644 void verify() const; | |
1645 | |
1646 public: | |
1647 LIR_Op2(LIR_Code code, LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, CodeEmitInfo* info = NULL) | |
1648 : LIR_Op(code, LIR_OprFact::illegalOpr, info) | |
1649 , _opr1(opr1) | |
1650 , _opr2(opr2) | |
1651 , _type(T_ILLEGAL) | |
1652 , _condition(condition) | |
1653 , _fpu_stack_size(0) | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1654 , _tmp1(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1655 , _tmp2(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1656 , _tmp3(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1657 , _tmp4(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1658 , _tmp5(LIR_OprFact::illegalOpr) { |
8860 | 1659 assert(code == lir_cmp || code == lir_assert, "code check"); |
0 | 1660 } |
1661 | |
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
1662 LIR_Op2(LIR_Code code, LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type) |
0 | 1663 : LIR_Op(code, result, NULL) |
1664 , _opr1(opr1) | |
1665 , _opr2(opr2) | |
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
1666 , _type(type) |
0 | 1667 , _condition(condition) |
1668 , _fpu_stack_size(0) | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1669 , _tmp1(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1670 , _tmp2(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1671 , _tmp3(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1672 , _tmp4(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1673 , _tmp5(LIR_OprFact::illegalOpr) { |
0 | 1674 assert(code == lir_cmove, "code check"); |
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
1675 assert(type != T_ILLEGAL, "cmove should have type"); |
0 | 1676 } |
1677 | |
1678 LIR_Op2(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result = LIR_OprFact::illegalOpr, | |
1679 CodeEmitInfo* info = NULL, BasicType type = T_ILLEGAL) | |
1680 : LIR_Op(code, result, info) | |
1681 , _opr1(opr1) | |
1682 , _opr2(opr2) | |
1683 , _type(type) | |
1684 , _condition(lir_cond_unknown) | |
1685 , _fpu_stack_size(0) | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1686 , _tmp1(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1687 , _tmp2(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1688 , _tmp3(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1689 , _tmp4(LIR_OprFact::illegalOpr) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1690 , _tmp5(LIR_OprFact::illegalOpr) { |
0 | 1691 assert(code != lir_cmp && is_in_range(code, begin_op2, end_op2), "code check"); |
1692 } | |
1693 | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1694 LIR_Op2(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, LIR_Opr tmp1, LIR_Opr tmp2 = LIR_OprFact::illegalOpr, |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1695 LIR_Opr tmp3 = LIR_OprFact::illegalOpr, LIR_Opr tmp4 = LIR_OprFact::illegalOpr, LIR_Opr tmp5 = LIR_OprFact::illegalOpr) |
0 | 1696 : LIR_Op(code, result, NULL) |
1697 , _opr1(opr1) | |
1698 , _opr2(opr2) | |
1699 , _type(T_ILLEGAL) | |
1700 , _condition(lir_cond_unknown) | |
1701 , _fpu_stack_size(0) | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1702 , _tmp1(tmp1) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1703 , _tmp2(tmp2) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1704 , _tmp3(tmp3) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1705 , _tmp4(tmp4) |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1706 , _tmp5(tmp5) { |
0 | 1707 assert(code != lir_cmp && is_in_range(code, begin_op2, end_op2), "code check"); |
1708 } | |
1709 | |
1710 LIR_Opr in_opr1() const { return _opr1; } | |
1711 LIR_Opr in_opr2() const { return _opr2; } | |
1712 BasicType type() const { return _type; } | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1713 LIR_Opr tmp1_opr() const { return _tmp1; } |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1714 LIR_Opr tmp2_opr() const { return _tmp2; } |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1715 LIR_Opr tmp3_opr() const { return _tmp3; } |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1716 LIR_Opr tmp4_opr() const { return _tmp4; } |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
1717 LIR_Opr tmp5_opr() const { return _tmp5; } |
0 | 1718 LIR_Condition condition() const { |
8860 | 1719 assert(code() == lir_cmp || code() == lir_cmove || code() == lir_assert, "only valid for cmp and cmove and assert"); return _condition; |
0 | 1720 } |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1721 void set_condition(LIR_Condition condition) { |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1722 assert(code() == lir_cmp || code() == lir_cmove, "only valid for cmp and cmove"); _condition = condition; |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1723 } |
0 | 1724 |
1725 void set_fpu_stack_size(int size) { _fpu_stack_size = size; } | |
1726 int fpu_stack_size() const { return _fpu_stack_size; } | |
1727 | |
1728 void set_in_opr1(LIR_Opr opr) { _opr1 = opr; } | |
1729 void set_in_opr2(LIR_Opr opr) { _opr2 = opr; } | |
1730 | |
1731 virtual void emit_code(LIR_Assembler* masm); | |
1732 virtual LIR_Op2* as_Op2() { return this; } | |
1733 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1734 }; | |
1735 | |
1736 class LIR_OpAllocArray : public LIR_Op { | |
1737 friend class LIR_OpVisitState; | |
1738 | |
1739 private: | |
1740 LIR_Opr _klass; | |
1741 LIR_Opr _len; | |
1742 LIR_Opr _tmp1; | |
1743 LIR_Opr _tmp2; | |
1744 LIR_Opr _tmp3; | |
1745 LIR_Opr _tmp4; | |
1746 BasicType _type; | |
1747 CodeStub* _stub; | |
1748 | |
1749 public: | |
1750 LIR_OpAllocArray(LIR_Opr klass, LIR_Opr len, LIR_Opr result, LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4, BasicType type, CodeStub* stub) | |
1751 : LIR_Op(lir_alloc_array, result, NULL) | |
1752 , _klass(klass) | |
1753 , _len(len) | |
1754 , _tmp1(t1) | |
1755 , _tmp2(t2) | |
1756 , _tmp3(t3) | |
1757 , _tmp4(t4) | |
1758 , _type(type) | |
1759 , _stub(stub) {} | |
1760 | |
1761 LIR_Opr klass() const { return _klass; } | |
1762 LIR_Opr len() const { return _len; } | |
1763 LIR_Opr obj() const { return result_opr(); } | |
1764 LIR_Opr tmp1() const { return _tmp1; } | |
1765 LIR_Opr tmp2() const { return _tmp2; } | |
1766 LIR_Opr tmp3() const { return _tmp3; } | |
1767 LIR_Opr tmp4() const { return _tmp4; } | |
1768 BasicType type() const { return _type; } | |
1769 CodeStub* stub() const { return _stub; } | |
1770 | |
1771 virtual void emit_code(LIR_Assembler* masm); | |
1772 virtual LIR_OpAllocArray * as_OpAllocArray () { return this; } | |
1773 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1774 }; | |
1775 | |
1776 | |
1777 class LIR_Op3: public LIR_Op { | |
1778 friend class LIR_OpVisitState; | |
1779 | |
1780 private: | |
1781 LIR_Opr _opr1; | |
1782 LIR_Opr _opr2; | |
1783 LIR_Opr _opr3; | |
1784 public: | |
1785 LIR_Op3(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr opr3, LIR_Opr result, CodeEmitInfo* info = NULL) | |
1786 : LIR_Op(code, result, info) | |
1787 , _opr1(opr1) | |
1788 , _opr2(opr2) | |
1789 , _opr3(opr3) { assert(is_in_range(code, begin_op3, end_op3), "code check"); } | |
1790 LIR_Opr in_opr1() const { return _opr1; } | |
1791 LIR_Opr in_opr2() const { return _opr2; } | |
1792 LIR_Opr in_opr3() const { return _opr3; } | |
1793 | |
1794 virtual void emit_code(LIR_Assembler* masm); | |
1795 virtual LIR_Op3* as_Op3() { return this; } | |
1796 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1797 }; | |
1798 | |
1799 | |
1800 //-------------------------------- | |
1801 class LabelObj: public CompilationResourceObj { | |
1802 private: | |
1803 Label _label; | |
1804 public: | |
1805 LabelObj() {} | |
1806 Label* label() { return &_label; } | |
1807 }; | |
1808 | |
1809 | |
1810 class LIR_OpLock: public LIR_Op { | |
1811 friend class LIR_OpVisitState; | |
1812 | |
1813 private: | |
1814 LIR_Opr _hdr; | |
1815 LIR_Opr _obj; | |
1816 LIR_Opr _lock; | |
1817 LIR_Opr _scratch; | |
1818 CodeStub* _stub; | |
1819 public: | |
1820 LIR_OpLock(LIR_Code code, LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub, CodeEmitInfo* info) | |
1821 : LIR_Op(code, LIR_OprFact::illegalOpr, info) | |
1822 , _hdr(hdr) | |
1823 , _obj(obj) | |
1824 , _lock(lock) | |
1825 , _scratch(scratch) | |
1826 , _stub(stub) {} | |
1827 | |
1828 LIR_Opr hdr_opr() const { return _hdr; } | |
1829 LIR_Opr obj_opr() const { return _obj; } | |
1830 LIR_Opr lock_opr() const { return _lock; } | |
1831 LIR_Opr scratch_opr() const { return _scratch; } | |
1832 CodeStub* stub() const { return _stub; } | |
1833 | |
1834 virtual void emit_code(LIR_Assembler* masm); | |
1835 virtual LIR_OpLock* as_OpLock() { return this; } | |
1836 void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1837 }; | |
1838 | |
1839 | |
1840 class LIR_OpDelay: public LIR_Op { | |
1841 friend class LIR_OpVisitState; | |
1842 | |
1843 private: | |
1844 LIR_Op* _op; | |
1845 | |
1846 public: | |
1847 LIR_OpDelay(LIR_Op* op, CodeEmitInfo* info): | |
1848 LIR_Op(lir_delay_slot, LIR_OprFact::illegalOpr, info), | |
1849 _op(op) { | |
1850 assert(op->code() == lir_nop || LIRFillDelaySlots, "should be filling with nops"); | |
1851 } | |
1852 virtual void emit_code(LIR_Assembler* masm); | |
1853 virtual LIR_OpDelay* as_OpDelay() { return this; } | |
1854 void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1855 LIR_Op* delay_op() const { return _op; } | |
1856 CodeEmitInfo* call_info() const { return info(); } | |
1857 }; | |
1858 | |
8860 | 1859 #ifdef ASSERT |
1860 // LIR_OpAssert | |
1861 class LIR_OpAssert : public LIR_Op2 { | |
1862 friend class LIR_OpVisitState; | |
1863 | |
1864 private: | |
1865 const char* _msg; | |
1866 bool _halt; | |
1867 | |
1868 public: | |
1869 LIR_OpAssert(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, const char* msg, bool halt) | |
1870 : LIR_Op2(lir_assert, condition, opr1, opr2) | |
1871 , _halt(halt) | |
1872 , _msg(msg) { | |
1873 } | |
1874 | |
1875 const char* msg() const { return _msg; } | |
1876 bool halt() const { return _halt; } | |
1877 | |
1878 virtual void emit_code(LIR_Assembler* masm); | |
1879 virtual LIR_OpAssert* as_OpAssert() { return this; } | |
1880 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1881 }; | |
1882 #endif | |
0 | 1883 |
1884 // LIR_OpCompareAndSwap | |
1885 class LIR_OpCompareAndSwap : public LIR_Op { | |
1886 friend class LIR_OpVisitState; | |
1887 | |
1888 private: | |
1889 LIR_Opr _addr; | |
1890 LIR_Opr _cmp_value; | |
1891 LIR_Opr _new_value; | |
1892 LIR_Opr _tmp1; | |
1893 LIR_Opr _tmp2; | |
1894 | |
1895 public: | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1896 LIR_OpCompareAndSwap(LIR_Code code, LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value, |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1897 LIR_Opr t1, LIR_Opr t2, LIR_Opr result) |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
1898 : LIR_Op(code, result, NULL) // no result, no info |
0 | 1899 , _addr(addr) |
1900 , _cmp_value(cmp_value) | |
1901 , _new_value(new_value) | |
1902 , _tmp1(t1) | |
1903 , _tmp2(t2) { } | |
1904 | |
1905 LIR_Opr addr() const { return _addr; } | |
1906 LIR_Opr cmp_value() const { return _cmp_value; } | |
1907 LIR_Opr new_value() const { return _new_value; } | |
1908 LIR_Opr tmp1() const { return _tmp1; } | |
1909 LIR_Opr tmp2() const { return _tmp2; } | |
1910 | |
1911 virtual void emit_code(LIR_Assembler* masm); | |
1912 virtual LIR_OpCompareAndSwap * as_OpCompareAndSwap () { return this; } | |
1913 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1914 }; | |
1915 | |
1916 // LIR_OpProfileCall | |
1917 class LIR_OpProfileCall : public LIR_Op { | |
1918 friend class LIR_OpVisitState; | |
1919 | |
1920 private: | |
1921 ciMethod* _profiled_method; | |
6266
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1922 int _profiled_bci; |
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1923 ciMethod* _profiled_callee; |
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1924 LIR_Opr _mdo; |
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1925 LIR_Opr _recv; |
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1926 LIR_Opr _tmp1; |
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1927 ciKlass* _known_holder; |
0 | 1928 |
1929 public: | |
1930 // Destroys recv | |
12875
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1931 LIR_OpProfileCall(ciMethod* profiled_method, int profiled_bci, ciMethod* profiled_callee, LIR_Opr mdo, LIR_Opr recv, LIR_Opr t1, ciKlass* known_holder) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1932 : LIR_Op(lir_profile_call, LIR_OprFact::illegalOpr, NULL) // no result, no info |
0 | 1933 , _profiled_method(profiled_method) |
1934 , _profiled_bci(profiled_bci) | |
6266
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1935 , _profiled_callee(profiled_callee) |
0 | 1936 , _mdo(mdo) |
1937 , _recv(recv) | |
1938 , _tmp1(t1) | |
1939 , _known_holder(known_holder) { } | |
1940 | |
1941 ciMethod* profiled_method() const { return _profiled_method; } | |
1942 int profiled_bci() const { return _profiled_bci; } | |
6266
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
1943 ciMethod* profiled_callee() const { return _profiled_callee; } |
0 | 1944 LIR_Opr mdo() const { return _mdo; } |
1945 LIR_Opr recv() const { return _recv; } | |
1946 LIR_Opr tmp1() const { return _tmp1; } | |
1947 ciKlass* known_holder() const { return _known_holder; } | |
1948 | |
1949 virtual void emit_code(LIR_Assembler* masm); | |
1950 virtual LIR_OpProfileCall* as_OpProfileCall() { return this; } | |
1951 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; | |
1952 }; | |
1953 | |
12875
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1954 // LIR_OpProfileType |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1955 class LIR_OpProfileType : public LIR_Op { |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1956 friend class LIR_OpVisitState; |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1957 |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1958 private: |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1959 LIR_Opr _mdp; |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1960 LIR_Opr _obj; |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1961 LIR_Opr _tmp; |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1962 ciKlass* _exact_klass; // non NULL if we know the klass statically (no need to load it from _obj) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1963 intptr_t _current_klass; // what the profiling currently reports |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1964 bool _not_null; // true if we know statically that _obj cannot be null |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1965 bool _no_conflict; // true if we're profling parameters, _exact_klass is not NULL and we know |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1966 // _exact_klass it the only possible type for this parameter in any context. |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1967 |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1968 public: |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1969 // Destroys recv |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1970 LIR_OpProfileType(LIR_Opr mdp, LIR_Opr obj, ciKlass* exact_klass, intptr_t current_klass, LIR_Opr tmp, bool not_null, bool no_conflict) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1971 : LIR_Op(lir_profile_type, LIR_OprFact::illegalOpr, NULL) // no result, no info |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1972 , _mdp(mdp) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1973 , _obj(obj) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1974 , _exact_klass(exact_klass) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1975 , _current_klass(current_klass) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1976 , _tmp(tmp) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1977 , _not_null(not_null) |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1978 , _no_conflict(no_conflict) { } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1979 |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1980 LIR_Opr mdp() const { return _mdp; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1981 LIR_Opr obj() const { return _obj; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1982 LIR_Opr tmp() const { return _tmp; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1983 ciKlass* exact_klass() const { return _exact_klass; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1984 intptr_t current_klass() const { return _current_klass; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1985 bool not_null() const { return _not_null; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1986 bool no_conflict() const { return _no_conflict; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1987 |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1988 virtual void emit_code(LIR_Assembler* masm); |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1989 virtual LIR_OpProfileType* as_OpProfileType() { return this; } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1990 virtual void print_instr(outputStream* out) const PRODUCT_RETURN; |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1991 }; |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
1992 |
0 | 1993 class LIR_InsertionBuffer; |
1994 | |
1995 //--------------------------------LIR_List--------------------------------------------------- | |
1996 // Maintains a list of LIR instructions (one instance of LIR_List per basic block) | |
1997 // The LIR instructions are appended by the LIR_List class itself; | |
1998 // | |
1999 // Notes: | |
2000 // - all offsets are(should be) in bytes | |
2001 // - local positions are specified with an offset, with offset 0 being local 0 | |
2002 | |
2003 class LIR_List: public CompilationResourceObj { | |
2004 private: | |
2005 LIR_OpList _operations; | |
2006 | |
2007 Compilation* _compilation; | |
2008 #ifndef PRODUCT | |
2009 BlockBegin* _block; | |
2010 #endif | |
2011 #ifdef ASSERT | |
2012 const char * _file; | |
2013 int _line; | |
2014 #endif | |
2015 | |
2016 void append(LIR_Op* op) { | |
2017 if (op->source() == NULL) | |
2018 op->set_source(_compilation->current_instruction()); | |
2019 #ifndef PRODUCT | |
2020 if (PrintIRWithLIR) { | |
2021 _compilation->maybe_print_current_instruction(); | |
2022 op->print(); tty->cr(); | |
2023 } | |
2024 #endif // PRODUCT | |
2025 | |
2026 _operations.append(op); | |
2027 | |
2028 #ifdef ASSERT | |
2029 op->verify(); | |
2030 op->set_file_and_line(_file, _line); | |
2031 _file = NULL; | |
2032 _line = 0; | |
2033 #endif | |
2034 } | |
2035 | |
2036 public: | |
2037 LIR_List(Compilation* compilation, BlockBegin* block = NULL); | |
2038 | |
2039 #ifdef ASSERT | |
2040 void set_file_and_line(const char * file, int line); | |
2041 #endif | |
2042 | |
2043 //---------- accessors --------------- | |
2044 LIR_OpList* instructions_list() { return &_operations; } | |
2045 int length() const { return _operations.length(); } | |
2046 LIR_Op* at(int i) const { return _operations.at(i); } | |
2047 | |
2048 NOT_PRODUCT(BlockBegin* block() const { return _block; }); | |
2049 | |
2050 // insert LIR_Ops in buffer to right places in LIR_List | |
2051 void append(LIR_InsertionBuffer* buffer); | |
2052 | |
2053 //---------- mutators --------------- | |
2054 void insert_before(int i, LIR_List* op_list) { _operations.insert_before(i, op_list->instructions_list()); } | |
2055 void insert_before(int i, LIR_Op* op) { _operations.insert_before(i, op); } | |
1783 | 2056 void remove_at(int i) { _operations.remove_at(i); } |
0 | 2057 |
2058 //---------- printing ------------- | |
2059 void print_instructions() PRODUCT_RETURN; | |
2060 | |
2061 | |
2062 //---------- instructions ------------- | |
2063 void call_opt_virtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result, | |
2064 address dest, LIR_OprList* arguments, | |
2065 CodeEmitInfo* info) { | |
2066 append(new LIR_OpJavaCall(lir_optvirtual_call, method, receiver, result, dest, arguments, info)); | |
2067 } | |
2068 void call_static(ciMethod* method, LIR_Opr result, | |
2069 address dest, LIR_OprList* arguments, CodeEmitInfo* info) { | |
2070 append(new LIR_OpJavaCall(lir_static_call, method, LIR_OprFact::illegalOpr, result, dest, arguments, info)); | |
2071 } | |
2072 void call_icvirtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result, | |
2073 address dest, LIR_OprList* arguments, CodeEmitInfo* info) { | |
2074 append(new LIR_OpJavaCall(lir_icvirtual_call, method, receiver, result, dest, arguments, info)); | |
2075 } | |
2076 void call_virtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result, | |
2077 intptr_t vtable_offset, LIR_OprList* arguments, CodeEmitInfo* info) { | |
2078 append(new LIR_OpJavaCall(lir_virtual_call, method, receiver, result, vtable_offset, arguments, info)); | |
2079 } | |
1295 | 2080 void call_dynamic(ciMethod* method, LIR_Opr receiver, LIR_Opr result, |
2081 address dest, LIR_OprList* arguments, CodeEmitInfo* info) { | |
2082 append(new LIR_OpJavaCall(lir_dynamic_call, method, receiver, result, dest, arguments, info)); | |
2083 } | |
0 | 2084 |
2085 void get_thread(LIR_Opr result) { append(new LIR_Op0(lir_get_thread, result)); } | |
2086 void word_align() { append(new LIR_Op0(lir_word_align)); } | |
2087 void membar() { append(new LIR_Op0(lir_membar)); } | |
2088 void membar_acquire() { append(new LIR_Op0(lir_membar_acquire)); } | |
2089 void membar_release() { append(new LIR_Op0(lir_membar_release)); } | |
4966
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
2090 void membar_loadload() { append(new LIR_Op0(lir_membar_loadload)); } |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
2091 void membar_storestore() { append(new LIR_Op0(lir_membar_storestore)); } |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
2092 void membar_loadstore() { append(new LIR_Op0(lir_membar_loadstore)); } |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
4816
diff
changeset
|
2093 void membar_storeload() { append(new LIR_Op0(lir_membar_storeload)); } |
0 | 2094 |
2095 void nop() { append(new LIR_Op0(lir_nop)); } | |
2096 void build_frame() { append(new LIR_Op0(lir_build_frame)); } | |
2097 | |
2098 void std_entry(LIR_Opr receiver) { append(new LIR_Op0(lir_std_entry, receiver)); } | |
2099 void osr_entry(LIR_Opr osrPointer) { append(new LIR_Op0(lir_osr_entry, osrPointer)); } | |
2100 | |
2101 void branch_destination(Label* lbl) { append(new LIR_OpLabel(lbl)); } | |
2102 | |
2103 void negate(LIR_Opr from, LIR_Opr to) { append(new LIR_Op1(lir_neg, from, to)); } | |
2104 void leal(LIR_Opr from, LIR_Opr result_reg) { append(new LIR_Op1(lir_leal, from, result_reg)); } | |
2105 | |
2106 // result is a stack location for old backend and vreg for UseLinearScan | |
2107 // stack_loc_temp is an illegal register for old backend | |
2108 void roundfp(LIR_Opr reg, LIR_Opr stack_loc_temp, LIR_Opr result) { append(new LIR_OpRoundFP(reg, stack_loc_temp, result)); } | |
2109 void unaligned_move(LIR_Address* src, LIR_Opr dst) { append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, dst->type(), lir_patch_none, NULL, lir_move_unaligned)); } | |
2110 void unaligned_move(LIR_Opr src, LIR_Address* dst) { append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), src->type(), lir_patch_none, NULL, lir_move_unaligned)); } | |
2111 void unaligned_move(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, NULL, lir_move_unaligned)); } | |
2112 void move(LIR_Opr src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, info)); } | |
2113 void move(LIR_Address* src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, src->type(), lir_patch_none, info)); } | |
2114 void move(LIR_Opr src, LIR_Address* dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), dst->type(), lir_patch_none, info)); } | |
2002 | 2115 void move_wide(LIR_Address* src, LIR_Opr dst, CodeEmitInfo* info = NULL) { |
2116 if (UseCompressedOops) { | |
2117 append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, src->type(), lir_patch_none, info, lir_move_wide)); | |
2118 } else { | |
2119 move(src, dst, info); | |
2120 } | |
2121 } | |
2122 void move_wide(LIR_Opr src, LIR_Address* dst, CodeEmitInfo* info = NULL) { | |
2123 if (UseCompressedOops) { | |
2124 append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), dst->type(), lir_patch_none, info, lir_move_wide)); | |
2125 } else { | |
2126 move(src, dst, info); | |
2127 } | |
2128 } | |
0 | 2129 void volatile_move(LIR_Opr src, LIR_Opr dst, BasicType type, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none) { append(new LIR_Op1(lir_move, src, dst, type, patch_code, info, lir_move_volatile)); } |
2130 | |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
2131 void oop2reg (jobject o, LIR_Opr reg) { assert(reg->type() == T_OBJECT, "bad reg"); append(new LIR_Op1(lir_move, LIR_OprFact::oopConst(o), reg)); } |
0 | 2132 void oop2reg_patch(jobject o, LIR_Opr reg, CodeEmitInfo* info); |
2133 | |
6739
8a02ca5e5576
7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents:
6725
diff
changeset
|
2134 void metadata2reg (Metadata* o, LIR_Opr reg) { assert(reg->type() == T_METADATA, "bad reg"); append(new LIR_Op1(lir_move, LIR_OprFact::metadataConst(o), reg)); } |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
2135 void klass2reg_patch(Metadata* o, LIR_Opr reg, CodeEmitInfo* info); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
2136 |
0 | 2137 void return_op(LIR_Opr result) { append(new LIR_Op1(lir_return, result)); } |
2138 | |
2139 void safepoint(LIR_Opr tmp, CodeEmitInfo* info) { append(new LIR_Op1(lir_safepoint, tmp, info)); } | |
2140 | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2141 #ifdef PPC |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2142 void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_OpConvert(code, left, dst, NULL, tmp1, tmp2)); } |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2143 #endif |
0 | 2144 void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, ConversionStub* stub = NULL/*, bool is_32bit = false*/) { append(new LIR_OpConvert(code, left, dst, stub)); } |
2145 | |
2146 void logical_and (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_and, left, right, dst)); } | |
2147 void logical_or (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_or, left, right, dst)); } | |
2148 void logical_xor (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_xor, left, right, dst)); } | |
2149 | |
1783 | 2150 void pack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_pack64, src, dst, T_LONG, lir_patch_none, NULL)); } |
2151 void unpack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_unpack64, src, dst, T_LONG, lir_patch_none, NULL)); } | |
2152 | |
0 | 2153 void null_check(LIR_Opr opr, CodeEmitInfo* info) { append(new LIR_Op1(lir_null_check, opr, info)); } |
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1297
diff
changeset
|
2154 void throw_exception(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) { |
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1297
diff
changeset
|
2155 append(new LIR_Op2(lir_throw, exceptionPC, exceptionOop, LIR_OprFact::illegalOpr, info)); |
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1297
diff
changeset
|
2156 } |
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1297
diff
changeset
|
2157 void unwind_exception(LIR_Opr exceptionOop) { |
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1297
diff
changeset
|
2158 append(new LIR_Op1(lir_unwind, exceptionOop)); |
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1297
diff
changeset
|
2159 } |
0 | 2160 |
2161 void compare_to (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { | |
2162 append(new LIR_Op2(lir_compare_to, left, right, dst)); | |
2163 } | |
2164 | |
2165 void push(LIR_Opr opr) { append(new LIR_Op1(lir_push, opr)); } | |
2166 void pop(LIR_Opr reg) { append(new LIR_Op1(lir_pop, reg)); } | |
2167 | |
2168 void cmp(LIR_Condition condition, LIR_Opr left, LIR_Opr right, CodeEmitInfo* info = NULL) { | |
2169 append(new LIR_Op2(lir_cmp, condition, left, right, info)); | |
2170 } | |
2171 void cmp(LIR_Condition condition, LIR_Opr left, int right, CodeEmitInfo* info = NULL) { | |
2172 cmp(condition, left, LIR_OprFact::intConst(right), info); | |
2173 } | |
2174 | |
2175 void cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info); | |
2176 void cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Address* addr, CodeEmitInfo* info); | |
2177 | |
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
2178 void cmove(LIR_Condition condition, LIR_Opr src1, LIR_Opr src2, LIR_Opr dst, BasicType type) { |
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
2179 append(new LIR_Op2(lir_cmove, condition, src1, src2, dst, type)); |
0 | 2180 } |
2181 | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2182 void cas_long(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value, |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2183 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr); |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2184 void cas_obj(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value, |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2185 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr); |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2186 void cas_int(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value, |
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2187 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr); |
0 | 2188 |
2189 void abs (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_abs , from, tmp, to)); } | |
2190 void sqrt(LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_sqrt, from, tmp, to)); } | |
953
ff1a29907b6c
6855215: Calculation error (NaN) after about 1500 calculations
never
parents:
337
diff
changeset
|
2191 void log (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_log, from, LIR_OprFact::illegalOpr, to, tmp)); } |
ff1a29907b6c
6855215: Calculation error (NaN) after about 1500 calculations
never
parents:
337
diff
changeset
|
2192 void log10 (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_log10, from, LIR_OprFact::illegalOpr, to, tmp)); } |
0 | 2193 void sin (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_sin , from, tmp1, to, tmp2)); } |
2194 void cos (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_cos , from, tmp1, to, tmp2)); } | |
2195 void tan (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_tan , from, tmp1, to, tmp2)); } | |
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
2196 void exp (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, LIR_Opr tmp4, LIR_Opr tmp5) { append(new LIR_Op2(lir_exp , from, tmp1, to, tmp2, tmp3, tmp4, tmp5)); } |
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
2197 void pow (LIR_Opr arg1, LIR_Opr arg2, LIR_Opr res, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, LIR_Opr tmp4, LIR_Opr tmp5) { append(new LIR_Op2(lir_pow, arg1, arg2, res, tmp1, tmp2, tmp3, tmp4, tmp5)); } |
0 | 2198 |
2199 void add (LIR_Opr left, LIR_Opr right, LIR_Opr res) { append(new LIR_Op2(lir_add, left, right, res)); } | |
2200 void sub (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_sub, left, right, res, info)); } | |
2201 void mul (LIR_Opr left, LIR_Opr right, LIR_Opr res) { append(new LIR_Op2(lir_mul, left, right, res)); } | |
2202 void mul_strictfp (LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_mul_strictfp, left, right, res, tmp)); } | |
2203 void div (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_div, left, right, res, info)); } | |
2204 void div_strictfp (LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_div_strictfp, left, right, res, tmp)); } | |
2205 void rem (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_rem, left, right, res, info)); } | |
2206 | |
2207 void volatile_load_mem_reg(LIR_Address* address, LIR_Opr dst, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none); | |
2208 void volatile_load_unsafe_reg(LIR_Opr base, LIR_Opr offset, LIR_Opr dst, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code); | |
2209 | |
2210 void load(LIR_Address* addr, LIR_Opr src, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none); | |
2211 | |
2212 void prefetch(LIR_Address* addr, bool is_store); | |
2213 | |
2214 void store_mem_int(jint v, LIR_Opr base, int offset_in_bytes, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none); | |
2215 void store_mem_oop(jobject o, LIR_Opr base, int offset_in_bytes, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none); | |
2216 void store(LIR_Opr src, LIR_Address* addr, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none); | |
2217 void volatile_store_mem_reg(LIR_Opr src, LIR_Address* address, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none); | |
2218 void volatile_store_unsafe_reg(LIR_Opr src, LIR_Opr base, LIR_Opr offset, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code); | |
2219 | |
2220 void idiv(LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info); | |
2221 void idiv(LIR_Opr left, int right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info); | |
2222 void irem(LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info); | |
2223 void irem(LIR_Opr left, int right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info); | |
2224 | |
2225 void allocate_object(LIR_Opr dst, LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4, int header_size, int object_size, LIR_Opr klass, bool init_check, CodeStub* stub); | |
2226 void allocate_array(LIR_Opr dst, LIR_Opr len, LIR_Opr t1,LIR_Opr t2, LIR_Opr t3,LIR_Opr t4, BasicType type, LIR_Opr klass, CodeStub* stub); | |
2227 | |
2228 // jump is an unconditional branch | |
2229 void jump(BlockBegin* block) { | |
2230 append(new LIR_OpBranch(lir_cond_always, T_ILLEGAL, block)); | |
2231 } | |
2232 void jump(CodeStub* stub) { | |
2233 append(new LIR_OpBranch(lir_cond_always, T_ILLEGAL, stub)); | |
2234 } | |
4816 | 2235 void branch(LIR_Condition cond, BasicType type, Label* lbl) { append(new LIR_OpBranch(cond, type, lbl)); } |
0 | 2236 void branch(LIR_Condition cond, BasicType type, BlockBegin* block) { |
2237 assert(type != T_FLOAT && type != T_DOUBLE, "no fp comparisons"); | |
2238 append(new LIR_OpBranch(cond, type, block)); | |
2239 } | |
2240 void branch(LIR_Condition cond, BasicType type, CodeStub* stub) { | |
2241 assert(type != T_FLOAT && type != T_DOUBLE, "no fp comparisons"); | |
2242 append(new LIR_OpBranch(cond, type, stub)); | |
2243 } | |
2244 void branch(LIR_Condition cond, BasicType type, BlockBegin* block, BlockBegin* unordered) { | |
2245 assert(type == T_FLOAT || type == T_DOUBLE, "fp comparisons only"); | |
2246 append(new LIR_OpBranch(cond, type, block, unordered)); | |
2247 } | |
2248 | |
2249 void shift_left(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp); | |
2250 void shift_right(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp); | |
2251 void unsigned_shift_right(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp); | |
2252 | |
2253 void shift_left(LIR_Opr value, int count, LIR_Opr dst) { shift_left(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); } | |
2254 void shift_right(LIR_Opr value, int count, LIR_Opr dst) { shift_right(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); } | |
2255 void unsigned_shift_right(LIR_Opr value, int count, LIR_Opr dst) { unsigned_shift_right(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); } | |
2256 | |
2257 void lcmp2int(LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_cmp_l2i, left, right, dst)); } | |
2258 void fcmp2int(LIR_Opr left, LIR_Opr right, LIR_Opr dst, bool is_unordered_less); | |
2259 | |
2260 void call_runtime_leaf(address routine, LIR_Opr tmp, LIR_Opr result, LIR_OprList* arguments) { | |
2261 append(new LIR_OpRTCall(routine, tmp, result, arguments)); | |
2262 } | |
2263 | |
2264 void call_runtime(address routine, LIR_Opr tmp, LIR_Opr result, | |
2265 LIR_OprList* arguments, CodeEmitInfo* info) { | |
2266 append(new LIR_OpRTCall(routine, tmp, result, arguments, info)); | |
2267 } | |
2268 | |
2269 void load_stack_address_monitor(int monitor_ix, LIR_Opr dst) { append(new LIR_Op1(lir_monaddr, LIR_OprFact::intConst(monitor_ix), dst)); } | |
1681
126ea7725993
6953477: Increase portability and flexibility of building Hotspot
bobv
parents:
1579
diff
changeset
|
2270 void unlock_object(LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub); |
0 | 2271 void lock_object(LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub, CodeEmitInfo* info); |
2272 | |
2273 void set_24bit_fpu() { append(new LIR_Op0(lir_24bit_FPU )); } | |
2274 void restore_fpu() { append(new LIR_Op0(lir_reset_FPU )); } | |
2275 void breakpoint() { append(new LIR_Op0(lir_breakpoint)); } | |
2276 | |
2277 void arraycopy(LIR_Opr src, LIR_Opr src_pos, LIR_Opr dst, LIR_Opr dst_pos, LIR_Opr length, LIR_Opr tmp, ciArrayKlass* expected_type, int flags, CodeEmitInfo* info) { append(new LIR_OpArrayCopy(src, src_pos, dst, dst_pos, length, tmp, expected_type, flags, info)); } | |
2278 | |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
2279 void update_crc32(LIR_Opr crc, LIR_Opr val, LIR_Opr res) { append(new LIR_OpUpdateCRC32(crc, val, res)); } |
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
9156
diff
changeset
|
2280 |
0 | 2281 void fpop_raw() { append(new LIR_Op0(lir_fpop_raw)); } |
2282 | |
1791
3a294e483abc
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
1783
diff
changeset
|
2283 void instanceof(LIR_Opr result, LIR_Opr object, ciKlass* klass, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check, CodeEmitInfo* info_for_patch, ciMethod* profiled_method, int profiled_bci); |
3957 | 2284 void store_check(LIR_Opr object, LIR_Opr array, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, CodeEmitInfo* info_for_exception, ciMethod* profiled_method, int profiled_bci); |
1783 | 2285 |
0 | 2286 void checkcast (LIR_Opr result, LIR_Opr object, ciKlass* klass, |
2287 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check, | |
2288 CodeEmitInfo* info_for_exception, CodeEmitInfo* info_for_patch, CodeStub* stub, | |
2289 ciMethod* profiled_method, int profiled_bci); | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6266
diff
changeset
|
2290 // MethodData* profiling |
6266
1d7922586cf6
7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents:
6084
diff
changeset
|
2291 void profile_call(ciMethod* method, int bci, ciMethod* callee, LIR_Opr mdo, LIR_Opr recv, LIR_Opr t1, ciKlass* cha_klass) { |
12875
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
2292 append(new LIR_OpProfileCall(method, bci, callee, mdo, recv, t1, cha_klass)); |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
2293 } |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
2294 void profile_type(LIR_Address* mdp, LIR_Opr obj, ciKlass* exact_klass, intptr_t current_klass, LIR_Opr tmp, bool not_null, bool no_conflict) { |
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
2295 append(new LIR_OpProfileType(LIR_OprFact::address(mdp), obj, exact_klass, current_klass, tmp, not_null, no_conflict)); |
1783 | 2296 } |
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2297 |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2298 void xadd(LIR_Opr src, LIR_Opr add, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_xadd, src, add, res, tmp)); } |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2299 void xchg(LIR_Opr src, LIR_Opr set, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_xchg, src, set, res, tmp)); } |
8860 | 2300 #ifdef ASSERT |
2301 void lir_assert(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, const char* msg, bool halt) { append(new LIR_OpAssert(condition, opr1, opr2, msg, halt)); } | |
2302 #endif | |
0 | 2303 }; |
2304 | |
2305 void print_LIR(BlockList* blocks); | |
2306 | |
2307 class LIR_InsertionBuffer : public CompilationResourceObj { | |
2308 private: | |
2309 LIR_List* _lir; // the lir list where ops of this buffer should be inserted later (NULL when uninitialized) | |
2310 | |
2311 // list of insertion points. index and count are stored alternately: | |
2312 // _index_and_count[i * 2]: the index into lir list where "count" ops should be inserted | |
2313 // _index_and_count[i * 2 + 1]: the number of ops to be inserted at index | |
2314 intStack _index_and_count; | |
2315 | |
2316 // the LIR_Ops to be inserted | |
2317 LIR_OpList _ops; | |
2318 | |
2319 void append_new(int index, int count) { _index_and_count.append(index); _index_and_count.append(count); } | |
2320 void set_index_at(int i, int value) { _index_and_count.at_put((i << 1), value); } | |
2321 void set_count_at(int i, int value) { _index_and_count.at_put((i << 1) + 1, value); } | |
2322 | |
2323 #ifdef ASSERT | |
2324 void verify(); | |
2325 #endif | |
2326 public: | |
2327 LIR_InsertionBuffer() : _lir(NULL), _index_and_count(8), _ops(8) { } | |
2328 | |
2329 // must be called before using the insertion buffer | |
2330 void init(LIR_List* lir) { assert(!initialized(), "already initialized"); _lir = lir; _index_and_count.clear(); _ops.clear(); } | |
2331 bool initialized() const { return _lir != NULL; } | |
2332 // called automatically when the buffer is appended to the LIR_List | |
2333 void finish() { _lir = NULL; } | |
2334 | |
2335 // accessors | |
2336 LIR_List* lir_list() const { return _lir; } | |
2337 int number_of_insertion_points() const { return _index_and_count.length() >> 1; } | |
2338 int index_at(int i) const { return _index_and_count.at((i << 1)); } | |
2339 int count_at(int i) const { return _index_and_count.at((i << 1) + 1); } | |
2340 | |
2341 int number_of_ops() const { return _ops.length(); } | |
2342 LIR_Op* op_at(int i) const { return _ops.at(i); } | |
2343 | |
2344 // append an instruction to the buffer | |
2345 void append(int index, LIR_Op* op); | |
2346 | |
2347 // instruction | |
2348 void move(int index, LIR_Opr src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(index, new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, info)); } | |
2349 }; | |
2350 | |
2351 | |
2352 // | |
2353 // LIR_OpVisitState is used for manipulating LIR_Ops in an abstract way. | |
2354 // Calling a LIR_Op's visit function with a LIR_OpVisitState causes | |
2355 // information about the input, output and temporaries used by the | |
2356 // op to be recorded. It also records whether the op has call semantics | |
2357 // and also records all the CodeEmitInfos used by this op. | |
2358 // | |
2359 | |
2360 | |
2361 class LIR_OpVisitState: public StackObj { | |
2362 public: | |
2363 typedef enum { inputMode, firstMode = inputMode, tempMode, outputMode, numModes, invalidMode = -1 } OprMode; | |
2364 | |
2365 enum { | |
7468
608b2e8a0063
8004051: assert(_oprs_len[mode] < maxNumberOfOperands) failed: array overflow
bpittore
parents:
6795
diff
changeset
|
2366 maxNumberOfOperands = 20, |
0 | 2367 maxNumberOfInfos = 4 |
2368 }; | |
2369 | |
2370 private: | |
2371 LIR_Op* _op; | |
2372 | |
2373 // optimization: the operands and infos are not stored in a variable-length | |
2374 // list, but in a fixed-size array to save time of size checks and resizing | |
2375 int _oprs_len[numModes]; | |
2376 LIR_Opr* _oprs_new[numModes][maxNumberOfOperands]; | |
2377 int _info_len; | |
2378 CodeEmitInfo* _info_new[maxNumberOfInfos]; | |
2379 | |
2380 bool _has_call; | |
2381 bool _has_slow_case; | |
2382 | |
2383 | |
2384 // only include register operands | |
2385 // addresses are decomposed to the base and index registers | |
2386 // constants and stack operands are ignored | |
2387 void append(LIR_Opr& opr, OprMode mode) { | |
2388 assert(opr->is_valid(), "should not call this otherwise"); | |
2389 assert(mode >= 0 && mode < numModes, "bad mode"); | |
2390 | |
2391 if (opr->is_register()) { | |
2392 assert(_oprs_len[mode] < maxNumberOfOperands, "array overflow"); | |
2393 _oprs_new[mode][_oprs_len[mode]++] = &opr; | |
2394 | |
2395 } else if (opr->is_pointer()) { | |
2396 LIR_Address* address = opr->as_address_ptr(); | |
2397 if (address != NULL) { | |
2398 // special handling for addresses: add base and index register of the address | |
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2399 // both are always input operands or temp if we want to extend |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2400 // their liveness! |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2401 if (mode == outputMode) { |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2402 mode = inputMode; |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2403 } |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2404 assert (mode == inputMode || mode == tempMode, "input or temp only for addresses"); |
0 | 2405 if (address->_base->is_valid()) { |
2406 assert(address->_base->is_register(), "must be"); | |
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2407 assert(_oprs_len[mode] < maxNumberOfOperands, "array overflow"); |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2408 _oprs_new[mode][_oprs_len[mode]++] = &address->_base; |
0 | 2409 } |
2410 if (address->_index->is_valid()) { | |
2411 assert(address->_index->is_register(), "must be"); | |
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2412 assert(_oprs_len[mode] < maxNumberOfOperands, "array overflow"); |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6739
diff
changeset
|
2413 _oprs_new[mode][_oprs_len[mode]++] = &address->_index; |
0 | 2414 } |
2415 | |
2416 } else { | |
2417 assert(opr->is_constant(), "constant operands are not processed"); | |
2418 } | |
2419 } else { | |
2420 assert(opr->is_stack(), "stack operands are not processed"); | |
2421 } | |
2422 } | |
2423 | |
2424 void append(CodeEmitInfo* info) { | |
2425 assert(info != NULL, "should not call this otherwise"); | |
2426 assert(_info_len < maxNumberOfInfos, "array overflow"); | |
2427 _info_new[_info_len++] = info; | |
2428 } | |
2429 | |
2430 public: | |
2431 LIR_OpVisitState() { reset(); } | |
2432 | |
2433 LIR_Op* op() const { return _op; } | |
2434 void set_op(LIR_Op* op) { reset(); _op = op; } | |
2435 | |
2436 bool has_call() const { return _has_call; } | |
2437 bool has_slow_case() const { return _has_slow_case; } | |
2438 | |
2439 void reset() { | |
2440 _op = NULL; | |
2441 _has_call = false; | |
2442 _has_slow_case = false; | |
2443 | |
2444 _oprs_len[inputMode] = 0; | |
2445 _oprs_len[tempMode] = 0; | |
2446 _oprs_len[outputMode] = 0; | |
2447 _info_len = 0; | |
2448 } | |
2449 | |
2450 | |
2451 int opr_count(OprMode mode) const { | |
2452 assert(mode >= 0 && mode < numModes, "bad mode"); | |
2453 return _oprs_len[mode]; | |
2454 } | |
2455 | |
2456 LIR_Opr opr_at(OprMode mode, int index) const { | |
2457 assert(mode >= 0 && mode < numModes, "bad mode"); | |
2458 assert(index >= 0 && index < _oprs_len[mode], "index out of bound"); | |
2459 return *_oprs_new[mode][index]; | |
2460 } | |
2461 | |
2462 void set_opr_at(OprMode mode, int index, LIR_Opr opr) const { | |
2463 assert(mode >= 0 && mode < numModes, "bad mode"); | |
2464 assert(index >= 0 && index < _oprs_len[mode], "index out of bound"); | |
2465 *_oprs_new[mode][index] = opr; | |
2466 } | |
2467 | |
2468 int info_count() const { | |
2469 return _info_len; | |
2470 } | |
2471 | |
2472 CodeEmitInfo* info_at(int index) const { | |
2473 assert(index < _info_len, "index out of bounds"); | |
2474 return _info_new[index]; | |
2475 } | |
2476 | |
2477 XHandlers* all_xhandler(); | |
2478 | |
2479 // collects all register operands of the instruction | |
2480 void visit(LIR_Op* op); | |
2481 | |
8721 | 2482 #ifdef ASSERT |
0 | 2483 // check that an operation has no operands |
2484 bool no_operands(LIR_Op* op); | |
2485 #endif | |
2486 | |
2487 // LIR_Op visitor functions use these to fill in the state | |
2488 void do_input(LIR_Opr& opr) { append(opr, LIR_OpVisitState::inputMode); } | |
2489 void do_output(LIR_Opr& opr) { append(opr, LIR_OpVisitState::outputMode); } | |
2490 void do_temp(LIR_Opr& opr) { append(opr, LIR_OpVisitState::tempMode); } | |
2491 void do_info(CodeEmitInfo* info) { append(info); } | |
2492 | |
2493 void do_stub(CodeStub* stub); | |
2494 void do_call() { _has_call = true; } | |
2495 void do_slow_case() { _has_slow_case = true; } | |
2496 void do_slow_case(CodeEmitInfo* info) { | |
2497 _has_slow_case = true; | |
2498 append(info); | |
2499 } | |
2500 }; | |
2501 | |
2502 | |
2503 inline LIR_Opr LIR_OprDesc::illegalOpr() { return LIR_OprFact::illegalOpr; }; | |
1972 | 2504 |
2505 #endif // SHARE_VM_C1_C1_LIR_HPP |