Mercurial > hg > truffle
annotate src/cpu/sparc/vm/vmreg_sparc.inline.hpp @ 1634:60a14ad85270
6966411: escape.cpp:450 assert(base->Opcode() == Op_ConP
Summary: Execute IGVN optimization before and after Escape Analysis
Reviewed-by: never
author | kvn |
---|---|
date | Fri, 02 Jul 2010 17:30:30 -0700 |
parents | c18cbe5936b8 |
children | f95d63e2154a |
rev | line source |
---|---|
0 | 1 /* |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
0
diff
changeset
|
2 * Copyright (c) 2006, 2007, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
0
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
0
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
0
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
25 inline VMReg RegisterImpl::as_VMReg() { | |
26 if( this==noreg ) return VMRegImpl::Bad(); | |
27 return VMRegImpl::as_VMReg(encoding() << 1 ); | |
28 } | |
29 | |
30 inline VMReg FloatRegisterImpl::as_VMReg() { return VMRegImpl::as_VMReg( ConcreteRegisterImpl::max_gpr + encoding() ); } | |
31 | |
32 | |
33 inline bool VMRegImpl::is_Register() { return value() >= 0 && value() < ConcreteRegisterImpl::max_gpr; } | |
34 inline bool VMRegImpl::is_FloatRegister() { return value() >= ConcreteRegisterImpl::max_gpr && | |
35 value() < ConcreteRegisterImpl::max_fpr; } | |
36 inline Register VMRegImpl::as_Register() { | |
37 | |
38 assert( is_Register() && is_even(value()), "even-aligned GPR name" ); | |
39 // Yuk | |
40 return ::as_Register(value()>>1); | |
41 } | |
42 | |
43 inline FloatRegister VMRegImpl::as_FloatRegister() { | |
44 assert( is_FloatRegister(), "must be" ); | |
45 // Yuk | |
46 return ::as_FloatRegister( value() - ConcreteRegisterImpl::max_gpr ); | |
47 } | |
48 | |
49 inline bool VMRegImpl::is_concrete() { | |
50 assert(is_reg(), "must be"); | |
51 int v = value(); | |
52 if ( v < ConcreteRegisterImpl::max_gpr ) { | |
53 return is_even(v); | |
54 } | |
55 // F0..F31 | |
56 if ( v <= ConcreteRegisterImpl::max_gpr + 31) return true; | |
57 if ( v < ConcreteRegisterImpl::max_fpr) { | |
58 return is_even(v); | |
59 } | |
60 assert(false, "what register?"); | |
61 return false; | |
62 } |