annotate src/cpu/sparc/vm/assembler_sparc.cpp @ 4140:716a2c5c0656

Further reduce diff to HotSpot.
author Thomas Wuerthinger <thomas.wuerthinger@oracle.com>
date Sun, 18 Dec 2011 01:01:34 +0100
parents 04b9a2566eec
children 33df1aeaebbf
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
2100
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
2 * Copyright (c) 1997, 2011, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1513
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1513
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1513
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
25 #include "precompiled.hpp"
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
26 #include "asm/assembler.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
27 #include "assembler_sparc.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
28 #include "gc_interface/collectedHeap.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
29 #include "interpreter/interpreter.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
30 #include "memory/cardTableModRefBS.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
31 #include "memory/resourceArea.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
32 #include "prims/methodHandles.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
33 #include "runtime/biasedLocking.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
34 #include "runtime/interfaceSupport.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
35 #include "runtime/objectMonitor.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
36 #include "runtime/os.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
37 #include "runtime/sharedRuntime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
38 #include "runtime/stubRoutines.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
39 #ifndef SERIALGC
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
40 #include "gc_implementation/g1/g1CollectedHeap.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
41 #include "gc_implementation/g1/g1SATBCardTableModRefBS.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
42 #include "gc_implementation/g1/heapRegion.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1846
diff changeset
43 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
44
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
45 #ifdef PRODUCT
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
46 #define BLOCK_COMMENT(str) /* nothing */
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
47 #else
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
48 #define BLOCK_COMMENT(str) block_comment(str)
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
49 #endif
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
50
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
51 // Convert the raw encoding form into the form expected by the
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
52 // constructor for Address.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
53 Address Address::make_raw(int base, int index, int scale, int disp, bool disp_is_oop) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
54 assert(scale == 0, "not supported");
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
55 RelocationHolder rspec;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
56 if (disp_is_oop) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
57 rspec = Relocation::spec_simple(relocInfo::oop_type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
58 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
59
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
60 Register rindex = as_Register(index);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
61 if (rindex != G0) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
62 Address madr(as_Register(base), rindex);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
63 madr._rspec = rspec;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
64 return madr;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
65 } else {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
66 Address madr(as_Register(base), disp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
67 madr._rspec = rspec;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
68 return madr;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
69 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
70 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
71
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
72 Address Argument::address_in_frame() const {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
73 // Warning: In LP64 mode disp will occupy more than 10 bits, but
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
74 // op codes such as ld or ldx, only access disp() to get
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
75 // their simm13 argument.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
76 int disp = ((_number - Argument::n_register_parameters + frame::memory_parameter_word_sp_offset) * BytesPerWord) + STACK_BIAS;
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
77 if (is_in())
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
78 return Address(FP, disp); // In argument.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
79 else
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
80 return Address(SP, disp); // Out argument.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
81 }
a61af66fc99e Initial load
duke
parents:
diff changeset
82
a61af66fc99e Initial load
duke
parents:
diff changeset
83 static const char* argumentNames[][2] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
84 {"A0","P0"}, {"A1","P1"}, {"A2","P2"}, {"A3","P3"}, {"A4","P4"},
a61af66fc99e Initial load
duke
parents:
diff changeset
85 {"A5","P5"}, {"A6","P6"}, {"A7","P7"}, {"A8","P8"}, {"A9","P9"},
a61af66fc99e Initial load
duke
parents:
diff changeset
86 {"A(n>9)","P(n>9)"}
a61af66fc99e Initial load
duke
parents:
diff changeset
87 };
a61af66fc99e Initial load
duke
parents:
diff changeset
88
a61af66fc99e Initial load
duke
parents:
diff changeset
89 const char* Argument::name() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
90 int nofArgs = sizeof argumentNames / sizeof argumentNames[0];
a61af66fc99e Initial load
duke
parents:
diff changeset
91 int num = number();
a61af66fc99e Initial load
duke
parents:
diff changeset
92 if (num >= nofArgs) num = nofArgs - 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
93 return argumentNames[num][is_in() ? 1 : 0];
a61af66fc99e Initial load
duke
parents:
diff changeset
94 }
a61af66fc99e Initial load
duke
parents:
diff changeset
95
a61af66fc99e Initial load
duke
parents:
diff changeset
96 void Assembler::print_instruction(int inst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
97 const char* s;
a61af66fc99e Initial load
duke
parents:
diff changeset
98 switch (inv_op(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
99 default: s = "????"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
100 case call_op: s = "call"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
101 case branch_op:
a61af66fc99e Initial load
duke
parents:
diff changeset
102 switch (inv_op2(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
103 case fb_op2: s = "fb"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
104 case fbp_op2: s = "fbp"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
105 case br_op2: s = "br"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
106 case bp_op2: s = "bp"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
107 case cb_op2: s = "cb"; break;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
108 case bpr_op2: {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
109 if (is_cbcond(inst)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
110 s = is_cxb(inst) ? "cxb" : "cwb";
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
111 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
112 s = "bpr";
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
113 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
114 break;
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
115 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
116 default: s = "????"; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
117 }
a61af66fc99e Initial load
duke
parents:
diff changeset
118 }
a61af66fc99e Initial load
duke
parents:
diff changeset
119 ::tty->print("%s", s);
a61af66fc99e Initial load
duke
parents:
diff changeset
120 }
a61af66fc99e Initial load
duke
parents:
diff changeset
121
a61af66fc99e Initial load
duke
parents:
diff changeset
122
a61af66fc99e Initial load
duke
parents:
diff changeset
123 // Patch instruction inst at offset inst_pos to refer to dest_pos
a61af66fc99e Initial load
duke
parents:
diff changeset
124 // and return the resulting instruction.
a61af66fc99e Initial load
duke
parents:
diff changeset
125 // We should have pcs, not offsets, but since all is relative, it will work out
a61af66fc99e Initial load
duke
parents:
diff changeset
126 // OK.
a61af66fc99e Initial load
duke
parents:
diff changeset
127 int Assembler::patched_branch(int dest_pos, int inst, int inst_pos) {
a61af66fc99e Initial load
duke
parents:
diff changeset
128
a61af66fc99e Initial load
duke
parents:
diff changeset
129 int m; // mask for displacement field
a61af66fc99e Initial load
duke
parents:
diff changeset
130 int v; // new value for displacement field
a61af66fc99e Initial load
duke
parents:
diff changeset
131 const int word_aligned_ones = -4;
a61af66fc99e Initial load
duke
parents:
diff changeset
132 switch (inv_op(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
133 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
134 case call_op: m = wdisp(word_aligned_ones, 0, 30); v = wdisp(dest_pos, inst_pos, 30); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
135 case branch_op:
a61af66fc99e Initial load
duke
parents:
diff changeset
136 switch (inv_op2(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
137 case fbp_op2: m = wdisp( word_aligned_ones, 0, 19); v = wdisp( dest_pos, inst_pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
138 case bp_op2: m = wdisp( word_aligned_ones, 0, 19); v = wdisp( dest_pos, inst_pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
139 case fb_op2: m = wdisp( word_aligned_ones, 0, 22); v = wdisp( dest_pos, inst_pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
140 case br_op2: m = wdisp( word_aligned_ones, 0, 22); v = wdisp( dest_pos, inst_pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
141 case cb_op2: m = wdisp( word_aligned_ones, 0, 22); v = wdisp( dest_pos, inst_pos, 22); break;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
142 case bpr_op2: {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
143 if (is_cbcond(inst)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
144 m = wdisp10(word_aligned_ones, 0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
145 v = wdisp10(dest_pos, inst_pos);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
146 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
147 m = wdisp16(word_aligned_ones, 0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
148 v = wdisp16(dest_pos, inst_pos);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
149 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
150 break;
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
151 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
152 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
153 }
a61af66fc99e Initial load
duke
parents:
diff changeset
154 }
a61af66fc99e Initial load
duke
parents:
diff changeset
155 return inst & ~m | v;
a61af66fc99e Initial load
duke
parents:
diff changeset
156 }
a61af66fc99e Initial load
duke
parents:
diff changeset
157
a61af66fc99e Initial load
duke
parents:
diff changeset
158 // Return the offset of the branch destionation of instruction inst
a61af66fc99e Initial load
duke
parents:
diff changeset
159 // at offset pos.
a61af66fc99e Initial load
duke
parents:
diff changeset
160 // Should have pcs, but since all is relative, it works out.
a61af66fc99e Initial load
duke
parents:
diff changeset
161 int Assembler::branch_destination(int inst, int pos) {
a61af66fc99e Initial load
duke
parents:
diff changeset
162 int r;
a61af66fc99e Initial load
duke
parents:
diff changeset
163 switch (inv_op(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
164 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
165 case call_op: r = inv_wdisp(inst, pos, 30); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
166 case branch_op:
a61af66fc99e Initial load
duke
parents:
diff changeset
167 switch (inv_op2(inst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
168 case fbp_op2: r = inv_wdisp( inst, pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
169 case bp_op2: r = inv_wdisp( inst, pos, 19); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
170 case fb_op2: r = inv_wdisp( inst, pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
171 case br_op2: r = inv_wdisp( inst, pos, 22); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
172 case cb_op2: r = inv_wdisp( inst, pos, 22); break;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
173 case bpr_op2: {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
174 if (is_cbcond(inst)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
175 r = inv_wdisp10(inst, pos);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
176 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
177 r = inv_wdisp16(inst, pos);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
178 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
179 break;
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
180 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
181 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
182 }
a61af66fc99e Initial load
duke
parents:
diff changeset
183 }
a61af66fc99e Initial load
duke
parents:
diff changeset
184 return r;
a61af66fc99e Initial load
duke
parents:
diff changeset
185 }
a61af66fc99e Initial load
duke
parents:
diff changeset
186
a61af66fc99e Initial load
duke
parents:
diff changeset
187 int AbstractAssembler::code_fill_byte() {
a61af66fc99e Initial load
duke
parents:
diff changeset
188 return 0x00; // illegal instruction 0x00000000
a61af66fc99e Initial load
duke
parents:
diff changeset
189 }
a61af66fc99e Initial load
duke
parents:
diff changeset
190
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
191 Assembler::Condition Assembler::reg_cond_to_cc_cond(Assembler::RCondition in) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
192 switch (in) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
193 case rc_z: return equal;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
194 case rc_lez: return lessEqual;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
195 case rc_lz: return less;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
196 case rc_nz: return notEqual;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
197 case rc_gz: return greater;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
198 case rc_gez: return greaterEqual;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
199 default:
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
200 ShouldNotReachHere();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
201 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
202 return equal;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
203 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
204
0
a61af66fc99e Initial load
duke
parents:
diff changeset
205 // Generate a bunch 'o stuff (including v9's
a61af66fc99e Initial load
duke
parents:
diff changeset
206 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
207 void Assembler::test_v9() {
a61af66fc99e Initial load
duke
parents:
diff changeset
208 add( G0, G1, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
209 add( G3, 0, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
210
a61af66fc99e Initial load
duke
parents:
diff changeset
211 addcc( G5, G6, G7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
212 addcc( I0, 1, I1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
213 addc( I2, I3, I4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
214 addc( I5, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
215 addccc( I7, L0, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
216 addccc( L2, (1 << 12) - 2, L3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
217
a61af66fc99e Initial load
duke
parents:
diff changeset
218 Label lbl1, lbl2, lbl3;
a61af66fc99e Initial load
duke
parents:
diff changeset
219
a61af66fc99e Initial load
duke
parents:
diff changeset
220 bind(lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
221
a61af66fc99e Initial load
duke
parents:
diff changeset
222 bpr( rc_z, true, pn, L4, pc(), relocInfo::oop_type );
a61af66fc99e Initial load
duke
parents:
diff changeset
223 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
224 bpr( rc_lez, false, pt, L5, lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
225 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
226
a61af66fc99e Initial load
duke
parents:
diff changeset
227 fb( f_never, true, pc() + 4, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
228 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
229 fb( f_notEqual, false, lbl2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
230 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
231
a61af66fc99e Initial load
duke
parents:
diff changeset
232 fbp( f_notZero, true, fcc0, pn, pc() - 4, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
233 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
234 fbp( f_lessOrGreater, false, fcc1, pt, lbl3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
235 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
236
a61af66fc99e Initial load
duke
parents:
diff changeset
237 br( equal, true, pc() + 1024, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
238 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
239 br( lessEqual, false, lbl1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
240 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
241 br( never, false, lbl1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
242 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
243
a61af66fc99e Initial load
duke
parents:
diff changeset
244 bp( less, true, icc, pn, pc(), relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
245 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
246 bp( lessEqualUnsigned, false, xcc, pt, lbl2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
247 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
248
a61af66fc99e Initial load
duke
parents:
diff changeset
249 call( pc(), relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
250 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
251 call( lbl3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
252 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
253
a61af66fc99e Initial load
duke
parents:
diff changeset
254
a61af66fc99e Initial load
duke
parents:
diff changeset
255 casa( L6, L7, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
256 casxa( O1, O2, O3, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
257
a61af66fc99e Initial load
duke
parents:
diff changeset
258 udiv( O4, O5, O7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
259 udiv( G0, (1 << 12) - 1, G1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
260 sdiv( G1, G2, G3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
261 sdiv( G4, -((1 << 12) - 1), G5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
262 udivcc( G6, G7, I0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
263 udivcc( I1, -((1 << 12) - 2), I2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
264 sdivcc( I3, I4, I5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
265 sdivcc( I6, -((1 << 12) - 0), I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
266
a61af66fc99e Initial load
duke
parents:
diff changeset
267 done();
a61af66fc99e Initial load
duke
parents:
diff changeset
268 retry();
a61af66fc99e Initial load
duke
parents:
diff changeset
269
a61af66fc99e Initial load
duke
parents:
diff changeset
270 fadd( FloatRegisterImpl::S, F0, F1, F2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
271 fsub( FloatRegisterImpl::D, F34, F0, F62 );
a61af66fc99e Initial load
duke
parents:
diff changeset
272
a61af66fc99e Initial load
duke
parents:
diff changeset
273 fcmp( FloatRegisterImpl::Q, fcc0, F0, F60);
a61af66fc99e Initial load
duke
parents:
diff changeset
274 fcmpe( FloatRegisterImpl::S, fcc1, F31, F30);
a61af66fc99e Initial load
duke
parents:
diff changeset
275
a61af66fc99e Initial load
duke
parents:
diff changeset
276 ftox( FloatRegisterImpl::D, F2, F4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
277 ftoi( FloatRegisterImpl::Q, F4, F8 );
a61af66fc99e Initial load
duke
parents:
diff changeset
278
a61af66fc99e Initial load
duke
parents:
diff changeset
279 ftof( FloatRegisterImpl::S, FloatRegisterImpl::Q, F3, F12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
280
a61af66fc99e Initial load
duke
parents:
diff changeset
281 fxtof( FloatRegisterImpl::S, F4, F5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
282 fitof( FloatRegisterImpl::D, F6, F8 );
a61af66fc99e Initial load
duke
parents:
diff changeset
283
a61af66fc99e Initial load
duke
parents:
diff changeset
284 fmov( FloatRegisterImpl::Q, F16, F20 );
a61af66fc99e Initial load
duke
parents:
diff changeset
285 fneg( FloatRegisterImpl::S, F6, F7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
286 fabs( FloatRegisterImpl::D, F10, F12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
287
a61af66fc99e Initial load
duke
parents:
diff changeset
288 fmul( FloatRegisterImpl::Q, F24, F28, F32 );
a61af66fc99e Initial load
duke
parents:
diff changeset
289 fmul( FloatRegisterImpl::S, FloatRegisterImpl::D, F8, F9, F14 );
a61af66fc99e Initial load
duke
parents:
diff changeset
290 fdiv( FloatRegisterImpl::S, F10, F11, F12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
291
a61af66fc99e Initial load
duke
parents:
diff changeset
292 fsqrt( FloatRegisterImpl::S, F13, F14 );
a61af66fc99e Initial load
duke
parents:
diff changeset
293
a61af66fc99e Initial load
duke
parents:
diff changeset
294 flush( L0, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
295 flush( L2, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
296
a61af66fc99e Initial load
duke
parents:
diff changeset
297 flushw();
a61af66fc99e Initial load
duke
parents:
diff changeset
298
a61af66fc99e Initial load
duke
parents:
diff changeset
299 illtrap( (1 << 22) - 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
300
a61af66fc99e Initial load
duke
parents:
diff changeset
301 impdep1( 17, (1 << 19) - 1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
302 impdep2( 3, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
303
a61af66fc99e Initial load
duke
parents:
diff changeset
304 jmpl( L3, L4, L5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
305 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
306 jmpl( L6, -1, L7, Relocation::spec_simple(relocInfo::none));
a61af66fc99e Initial load
duke
parents:
diff changeset
307 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
308
a61af66fc99e Initial load
duke
parents:
diff changeset
309
a61af66fc99e Initial load
duke
parents:
diff changeset
310 ldf( FloatRegisterImpl::S, O0, O1, F15 );
a61af66fc99e Initial load
duke
parents:
diff changeset
311 ldf( FloatRegisterImpl::D, O2, -1, F14 );
a61af66fc99e Initial load
duke
parents:
diff changeset
312
a61af66fc99e Initial load
duke
parents:
diff changeset
313
a61af66fc99e Initial load
duke
parents:
diff changeset
314 ldfsr( O3, O4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
315 ldfsr( O5, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
316 ldxfsr( O6, O7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
317 ldxfsr( I0, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
318
a61af66fc99e Initial load
duke
parents:
diff changeset
319 ldfa( FloatRegisterImpl::D, I1, I2, 1, F16 );
a61af66fc99e Initial load
duke
parents:
diff changeset
320 ldfa( FloatRegisterImpl::Q, I3, -1, F36 );
a61af66fc99e Initial load
duke
parents:
diff changeset
321
a61af66fc99e Initial load
duke
parents:
diff changeset
322 ldsb( I4, I5, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
323 ldsb( I7, -1, G0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
324 ldsh( G1, G3, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
325 ldsh( G5, -1, G6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
326 ldsw( G7, L0, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
327 ldsw( L2, -1, L3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
328 ldub( L4, L5, L6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
329 ldub( L7, -1, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
330 lduh( O1, O2, O3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
331 lduh( O4, -1, O5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
332 lduw( O6, O7, G0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
333 lduw( G1, -1, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
334 ldx( G3, G4, G5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
335 ldx( G6, -1, G7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
336 ldd( I0, I1, I2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
337 ldd( I3, -1, I4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
338
a61af66fc99e Initial load
duke
parents:
diff changeset
339 ldsba( I5, I6, 2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
340 ldsba( L0, -1, L1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
341 ldsha( L2, L3, 3, L4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
342 ldsha( L5, -1, L6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
343 ldswa( L7, O0, (1 << 8) - 1, O1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
344 ldswa( O2, -1, O3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
345 lduba( O4, O5, 0, O6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
346 lduba( O7, -1, I0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
347 lduha( I1, I2, 1, I3 );
a61af66fc99e Initial load
duke
parents:
diff changeset
348 lduha( I4, -1, I5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
349 lduwa( I6, I7, 2, L0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
350 lduwa( L1, -1, L2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
351 ldxa( L3, L4, 3, L5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
352 ldxa( L6, -1, L7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
353 ldda( G0, G1, 4, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
354 ldda( G3, -1, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
355
a61af66fc99e Initial load
duke
parents:
diff changeset
356 ldstub( G5, G6, G7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
357 ldstub( O0, -1, O1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
358
a61af66fc99e Initial load
duke
parents:
diff changeset
359 ldstuba( O2, O3, 5, O4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
360 ldstuba( O5, -1, O6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
361
a61af66fc99e Initial load
duke
parents:
diff changeset
362 and3( I0, L0, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
363 and3( G7, -1, O7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
364 andcc( L2, I2, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
365 andcc( L4, -1, G4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
366 andn( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
367 andn( I6, -1, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
368 andncc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
369 andncc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
370 or3( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
371 or3( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
372 orcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
373 orcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
374 orn( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
375 orn( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
376 orncc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
377 orncc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
378 xor3( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
379 xor3( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
380 xorcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
381 xorcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
382 xnor( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
383 xnor( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
384 xnorcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
385 xnorcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
386
a61af66fc99e Initial load
duke
parents:
diff changeset
387 membar( Membar_mask_bits(StoreStore | LoadStore | StoreLoad | LoadLoad | Sync | MemIssue | Lookaside ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
388 membar( StoreStore );
a61af66fc99e Initial load
duke
parents:
diff changeset
389 membar( LoadStore );
a61af66fc99e Initial load
duke
parents:
diff changeset
390 membar( StoreLoad );
a61af66fc99e Initial load
duke
parents:
diff changeset
391 membar( LoadLoad );
a61af66fc99e Initial load
duke
parents:
diff changeset
392 membar( Sync );
a61af66fc99e Initial load
duke
parents:
diff changeset
393 membar( MemIssue );
a61af66fc99e Initial load
duke
parents:
diff changeset
394 membar( Lookaside );
a61af66fc99e Initial load
duke
parents:
diff changeset
395
a61af66fc99e Initial load
duke
parents:
diff changeset
396 fmov( FloatRegisterImpl::S, f_ordered, true, fcc2, F16, F17 );
a61af66fc99e Initial load
duke
parents:
diff changeset
397 fmov( FloatRegisterImpl::D, rc_lz, L5, F18, F20 );
a61af66fc99e Initial load
duke
parents:
diff changeset
398
a61af66fc99e Initial load
duke
parents:
diff changeset
399 movcc( overflowClear, false, icc, I6, L4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
400 movcc( f_unorderedOrEqual, true, fcc2, (1 << 10) - 1, O0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
401
a61af66fc99e Initial load
duke
parents:
diff changeset
402 movr( rc_nz, I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
403 movr( rc_gz, L1, -1, L2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
404
a61af66fc99e Initial load
duke
parents:
diff changeset
405 mulx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
406 mulx( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
407 sdivx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
408 sdivx( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
409 udivx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
410 udivx( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
411
a61af66fc99e Initial load
duke
parents:
diff changeset
412 umul( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
413 umul( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
414 smul( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
415 smul( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
416 umulcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
417 umulcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
418 smulcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
419 smulcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
420
a61af66fc99e Initial load
duke
parents:
diff changeset
421 mulscc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
422 mulscc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
423
a61af66fc99e Initial load
duke
parents:
diff changeset
424 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
425
a61af66fc99e Initial load
duke
parents:
diff changeset
426
a61af66fc99e Initial load
duke
parents:
diff changeset
427 popc( G0, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
428 popc( -1, G2);
a61af66fc99e Initial load
duke
parents:
diff changeset
429
a61af66fc99e Initial load
duke
parents:
diff changeset
430 prefetch( L1, L2, severalReads );
a61af66fc99e Initial load
duke
parents:
diff changeset
431 prefetch( L3, -1, oneRead );
a61af66fc99e Initial load
duke
parents:
diff changeset
432 prefetcha( O3, O2, 6, severalWritesAndPossiblyReads );
a61af66fc99e Initial load
duke
parents:
diff changeset
433 prefetcha( G2, -1, oneWrite );
a61af66fc99e Initial load
duke
parents:
diff changeset
434
a61af66fc99e Initial load
duke
parents:
diff changeset
435 rett( I7, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
436 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
437 rett( G0, -1, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
438 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
439
a61af66fc99e Initial load
duke
parents:
diff changeset
440 save( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
441 save( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
442 restore( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
443 restore( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
444
a61af66fc99e Initial load
duke
parents:
diff changeset
445 saved();
a61af66fc99e Initial load
duke
parents:
diff changeset
446 restored();
a61af66fc99e Initial load
duke
parents:
diff changeset
447
a61af66fc99e Initial load
duke
parents:
diff changeset
448 sethi( 0xaaaaaaaa, I3, Relocation::spec_simple(relocInfo::none));
a61af66fc99e Initial load
duke
parents:
diff changeset
449
a61af66fc99e Initial load
duke
parents:
diff changeset
450 sll( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
451 sll( I7, 31, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
452 srl( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
453 srl( I7, 0, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
454 sra( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
455 sra( I7, 30, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
456 sllx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
457 sllx( I7, 63, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
458 srlx( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
459 srlx( I7, 0, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
460 srax( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
461 srax( I7, 62, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
462
a61af66fc99e Initial load
duke
parents:
diff changeset
463 sir( -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
464
a61af66fc99e Initial load
duke
parents:
diff changeset
465 stbar();
a61af66fc99e Initial load
duke
parents:
diff changeset
466
a61af66fc99e Initial load
duke
parents:
diff changeset
467 stf( FloatRegisterImpl::Q, F40, G0, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
468 stf( FloatRegisterImpl::S, F18, I3, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
469
a61af66fc99e Initial load
duke
parents:
diff changeset
470 stfsr( L1, L2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
471 stfsr( I7, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
472 stxfsr( I6, I5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
473 stxfsr( L4, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
474
a61af66fc99e Initial load
duke
parents:
diff changeset
475 stfa( FloatRegisterImpl::D, F22, I6, I7, 7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
476 stfa( FloatRegisterImpl::Q, F44, G0, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
477
a61af66fc99e Initial load
duke
parents:
diff changeset
478 stb( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
479 stb( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
480 sth( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
481 sth( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
482 stw( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
483 stw( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
484 stx( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
485 stx( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
486 std( L5, O2, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
487 std( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
488
a61af66fc99e Initial load
duke
parents:
diff changeset
489 stba( L5, O2, I7, 8 );
a61af66fc99e Initial load
duke
parents:
diff changeset
490 stba( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
491 stha( L5, O2, I7, 9 );
a61af66fc99e Initial load
duke
parents:
diff changeset
492 stha( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
493 stwa( L5, O2, I7, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
494 stwa( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
495 stxa( L5, O2, I7, 11 );
a61af66fc99e Initial load
duke
parents:
diff changeset
496 stxa( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
497 stda( L5, O2, I7, 12 );
a61af66fc99e Initial load
duke
parents:
diff changeset
498 stda( I7, I6, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
499
a61af66fc99e Initial load
duke
parents:
diff changeset
500 sub( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
501 sub( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
502 subcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
503 subcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
504 subc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
505 subc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
506 subccc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
507 subccc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
508
a61af66fc99e Initial load
duke
parents:
diff changeset
509 swap( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
510 swap( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
511
a61af66fc99e Initial load
duke
parents:
diff changeset
512 swapa( G0, G1, 13, G2 );
a61af66fc99e Initial load
duke
parents:
diff changeset
513 swapa( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
514
a61af66fc99e Initial load
duke
parents:
diff changeset
515 taddcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
516 taddcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
517 taddcctv( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
518 taddcctv( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
519
a61af66fc99e Initial load
duke
parents:
diff changeset
520 tsubcc( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
521 tsubcc( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
522 tsubcctv( I5, I6, I7 );
a61af66fc99e Initial load
duke
parents:
diff changeset
523 tsubcctv( I7, -1, I6 );
a61af66fc99e Initial load
duke
parents:
diff changeset
524
a61af66fc99e Initial load
duke
parents:
diff changeset
525 trap( overflowClear, xcc, G0, G1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
526 trap( lessEqual, icc, I7, 17 );
a61af66fc99e Initial load
duke
parents:
diff changeset
527
a61af66fc99e Initial load
duke
parents:
diff changeset
528 bind(lbl2);
a61af66fc99e Initial load
duke
parents:
diff changeset
529 bind(lbl3);
a61af66fc99e Initial load
duke
parents:
diff changeset
530
a61af66fc99e Initial load
duke
parents:
diff changeset
531 code()->decode();
a61af66fc99e Initial load
duke
parents:
diff changeset
532 }
a61af66fc99e Initial load
duke
parents:
diff changeset
533
a61af66fc99e Initial load
duke
parents:
diff changeset
534 // Generate a bunch 'o stuff unique to V8
a61af66fc99e Initial load
duke
parents:
diff changeset
535 void Assembler::test_v8_onlys() {
a61af66fc99e Initial load
duke
parents:
diff changeset
536 Label lbl1;
a61af66fc99e Initial load
duke
parents:
diff changeset
537
a61af66fc99e Initial load
duke
parents:
diff changeset
538 cb( cp_0or1or2, false, pc() - 4, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
539 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
540 cb( cp_never, true, lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
541 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
542
a61af66fc99e Initial load
duke
parents:
diff changeset
543 cpop1(1, 2, 3, 4);
a61af66fc99e Initial load
duke
parents:
diff changeset
544 cpop2(5, 6, 7, 8);
a61af66fc99e Initial load
duke
parents:
diff changeset
545
a61af66fc99e Initial load
duke
parents:
diff changeset
546 ldc( I0, I1, 31);
a61af66fc99e Initial load
duke
parents:
diff changeset
547 ldc( I2, -1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
548
a61af66fc99e Initial load
duke
parents:
diff changeset
549 lddc( I4, I4, 30);
a61af66fc99e Initial load
duke
parents:
diff changeset
550 lddc( I6, 0, 1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
551
a61af66fc99e Initial load
duke
parents:
diff changeset
552 ldcsr( L0, L1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
553 ldcsr( L1, (1 << 12) - 1, 17 );
a61af66fc99e Initial load
duke
parents:
diff changeset
554
a61af66fc99e Initial load
duke
parents:
diff changeset
555 stc( 31, L4, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
556 stc( 30, L6, -(1 << 12) );
a61af66fc99e Initial load
duke
parents:
diff changeset
557
a61af66fc99e Initial load
duke
parents:
diff changeset
558 stdc( 0, L7, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
559 stdc( 1, G1, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
560
a61af66fc99e Initial load
duke
parents:
diff changeset
561 stcsr( 16, G2, G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
562 stcsr( 17, G4, 1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
563
a61af66fc99e Initial load
duke
parents:
diff changeset
564 stdcq( 4, G5, G6);
a61af66fc99e Initial load
duke
parents:
diff changeset
565 stdcq( 5, G7, -1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
566
a61af66fc99e Initial load
duke
parents:
diff changeset
567 bind(lbl1);
a61af66fc99e Initial load
duke
parents:
diff changeset
568
a61af66fc99e Initial load
duke
parents:
diff changeset
569 code()->decode();
a61af66fc99e Initial load
duke
parents:
diff changeset
570 }
a61af66fc99e Initial load
duke
parents:
diff changeset
571 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
572
a61af66fc99e Initial load
duke
parents:
diff changeset
573 // Implementation of MacroAssembler
a61af66fc99e Initial load
duke
parents:
diff changeset
574
a61af66fc99e Initial load
duke
parents:
diff changeset
575 void MacroAssembler::null_check(Register reg, int offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
576 if (needs_explicit_null_check((intptr_t)offset)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
577 // provoke OS NULL exception if reg = NULL by
a61af66fc99e Initial load
duke
parents:
diff changeset
578 // accessing M[reg] w/o changing any registers
a61af66fc99e Initial load
duke
parents:
diff changeset
579 ld_ptr(reg, 0, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
580 }
a61af66fc99e Initial load
duke
parents:
diff changeset
581 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
582 // nothing to do, (later) access of M[reg + offset]
a61af66fc99e Initial load
duke
parents:
diff changeset
583 // will provoke OS NULL exception if reg = NULL
a61af66fc99e Initial load
duke
parents:
diff changeset
584 }
a61af66fc99e Initial load
duke
parents:
diff changeset
585 }
a61af66fc99e Initial load
duke
parents:
diff changeset
586
a61af66fc99e Initial load
duke
parents:
diff changeset
587 // Ring buffer jumps
a61af66fc99e Initial load
duke
parents:
diff changeset
588
a61af66fc99e Initial load
duke
parents:
diff changeset
589 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
590 void MacroAssembler::ret( bool trace ) { if (trace) {
a61af66fc99e Initial load
duke
parents:
diff changeset
591 mov(I7, O7); // traceable register
a61af66fc99e Initial load
duke
parents:
diff changeset
592 JMP(O7, 2 * BytesPerInstWord);
a61af66fc99e Initial load
duke
parents:
diff changeset
593 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
594 jmpl( I7, 2 * BytesPerInstWord, G0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
595 }
a61af66fc99e Initial load
duke
parents:
diff changeset
596 }
a61af66fc99e Initial load
duke
parents:
diff changeset
597
a61af66fc99e Initial load
duke
parents:
diff changeset
598 void MacroAssembler::retl( bool trace ) { if (trace) JMP(O7, 2 * BytesPerInstWord);
a61af66fc99e Initial load
duke
parents:
diff changeset
599 else jmpl( O7, 2 * BytesPerInstWord, G0 ); }
a61af66fc99e Initial load
duke
parents:
diff changeset
600 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
601
a61af66fc99e Initial load
duke
parents:
diff changeset
602
a61af66fc99e Initial load
duke
parents:
diff changeset
603 void MacroAssembler::jmp2(Register r1, Register r2, const char* file, int line ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
604 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
605 // This can only be traceable if r1 & r2 are visible after a window save
a61af66fc99e Initial load
duke
parents:
diff changeset
606 if (TraceJumps) {
a61af66fc99e Initial load
duke
parents:
diff changeset
607 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
608 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
609 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
610 ld(G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
611 add(G2_thread, in_bytes(JavaThread::jmp_ring_offset()), O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
612 sll(O0, exact_log2(4*sizeof(intptr_t)), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
613 add(O2, O1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
614
a61af66fc99e Initial load
duke
parents:
diff changeset
615 add(r1->after_save(), r2->after_save(), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
616 set((intptr_t)file, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
617 set(line, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
618 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
619 // get nearby pc, store jmp target
a61af66fc99e Initial load
duke
parents:
diff changeset
620 call(L, relocInfo::none); // No relocation for call to pc+0x8
a61af66fc99e Initial load
duke
parents:
diff changeset
621 delayed()->st(O2, O1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
622 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
623
a61af66fc99e Initial load
duke
parents:
diff changeset
624 // store nearby pc
a61af66fc99e Initial load
duke
parents:
diff changeset
625 st(O7, O1, sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
626 // store file
a61af66fc99e Initial load
duke
parents:
diff changeset
627 st(O3, O1, 2*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
628 // store line
a61af66fc99e Initial load
duke
parents:
diff changeset
629 st(O4, O1, 3*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
630 add(O0, 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
631 and3(O0, JavaThread::jump_ring_buffer_size - 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
632 st(O0, G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
633 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
634 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
635 }
a61af66fc99e Initial load
duke
parents:
diff changeset
636 jmpl(r1, r2, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
637 }
a61af66fc99e Initial load
duke
parents:
diff changeset
638 void MacroAssembler::jmp(Register r1, int offset, const char* file, int line ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
639 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
640 // This can only be traceable if r1 is visible after a window save
a61af66fc99e Initial load
duke
parents:
diff changeset
641 if (TraceJumps) {
a61af66fc99e Initial load
duke
parents:
diff changeset
642 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
643 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
644 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
645 ld(G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
646 add(G2_thread, in_bytes(JavaThread::jmp_ring_offset()), O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
647 sll(O0, exact_log2(4*sizeof(intptr_t)), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
648 add(O2, O1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
649
a61af66fc99e Initial load
duke
parents:
diff changeset
650 add(r1->after_save(), offset, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
651 set((intptr_t)file, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
652 set(line, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
653 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
654 // get nearby pc, store jmp target
a61af66fc99e Initial load
duke
parents:
diff changeset
655 call(L, relocInfo::none); // No relocation for call to pc+0x8
a61af66fc99e Initial load
duke
parents:
diff changeset
656 delayed()->st(O2, O1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
657 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
658
a61af66fc99e Initial load
duke
parents:
diff changeset
659 // store nearby pc
a61af66fc99e Initial load
duke
parents:
diff changeset
660 st(O7, O1, sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
661 // store file
a61af66fc99e Initial load
duke
parents:
diff changeset
662 st(O3, O1, 2*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
663 // store line
a61af66fc99e Initial load
duke
parents:
diff changeset
664 st(O4, O1, 3*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
665 add(O0, 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
666 and3(O0, JavaThread::jump_ring_buffer_size - 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
667 st(O0, G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
668 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
669 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
670 }
a61af66fc99e Initial load
duke
parents:
diff changeset
671 jmp(r1, offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
672 }
a61af66fc99e Initial load
duke
parents:
diff changeset
673
a61af66fc99e Initial load
duke
parents:
diff changeset
674 // This code sequence is relocatable to any address, even on LP64.
1680
a64438a2b7e8 6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents: 1552
diff changeset
675 void MacroAssembler::jumpl(const AddressLiteral& addrlit, Register temp, Register d, int offset, const char* file, int line) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
676 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
677 // Force fixed length sethi because NativeJump and NativeFarCall don't handle
a61af66fc99e Initial load
duke
parents:
diff changeset
678 // variable length instruction streams.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
679 patchable_sethi(addrlit, temp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
680 Address a(temp, addrlit.low10() + offset); // Add the offset to the displacement.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
681 if (TraceJumps) {
a61af66fc99e Initial load
duke
parents:
diff changeset
682 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
683 // Must do the add here so relocation can find the remainder of the
a61af66fc99e Initial load
duke
parents:
diff changeset
684 // value to be relocated.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
685 add(a.base(), a.disp(), a.base(), addrlit.rspec(offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
686 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
687 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
688 ld(G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
689 add(G2_thread, in_bytes(JavaThread::jmp_ring_offset()), O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
690 sll(O0, exact_log2(4*sizeof(intptr_t)), O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
691 add(O2, O1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
692
a61af66fc99e Initial load
duke
parents:
diff changeset
693 set((intptr_t)file, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
694 set(line, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
695 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
696
a61af66fc99e Initial load
duke
parents:
diff changeset
697 // get nearby pc, store jmp target
a61af66fc99e Initial load
duke
parents:
diff changeset
698 call(L, relocInfo::none); // No relocation for call to pc+0x8
a61af66fc99e Initial load
duke
parents:
diff changeset
699 delayed()->st(a.base()->after_save(), O1, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
700 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
701
a61af66fc99e Initial load
duke
parents:
diff changeset
702 // store nearby pc
a61af66fc99e Initial load
duke
parents:
diff changeset
703 st(O7, O1, sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
704 // store file
a61af66fc99e Initial load
duke
parents:
diff changeset
705 st(O3, O1, 2*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
706 // store line
a61af66fc99e Initial load
duke
parents:
diff changeset
707 st(O4, O1, 3*sizeof(intptr_t));
a61af66fc99e Initial load
duke
parents:
diff changeset
708 add(O0, 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
709 and3(O0, JavaThread::jump_ring_buffer_size - 1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
710 st(O0, G2_thread, in_bytes(JavaThread::jmp_ring_index_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
711 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
712 jmpl(a.base(), G0, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
713 #else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
714 jmpl(a.base(), a.disp(), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
715 #endif /* PRODUCT */
a61af66fc99e Initial load
duke
parents:
diff changeset
716 } else {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
717 jmpl(a.base(), a.disp(), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
718 }
a61af66fc99e Initial load
duke
parents:
diff changeset
719 }
a61af66fc99e Initial load
duke
parents:
diff changeset
720
1680
a64438a2b7e8 6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents: 1552
diff changeset
721 void MacroAssembler::jump(const AddressLiteral& addrlit, Register temp, int offset, const char* file, int line) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
722 jumpl(addrlit, temp, G0, offset, file, line);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
723 }
a61af66fc99e Initial load
duke
parents:
diff changeset
724
a61af66fc99e Initial load
duke
parents:
diff changeset
725
a61af66fc99e Initial load
duke
parents:
diff changeset
726 // Convert to C varargs format
a61af66fc99e Initial load
duke
parents:
diff changeset
727 void MacroAssembler::set_varargs( Argument inArg, Register d ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
728 // spill register-resident args to their memory slots
a61af66fc99e Initial load
duke
parents:
diff changeset
729 // (SPARC calling convention requires callers to have already preallocated these)
a61af66fc99e Initial load
duke
parents:
diff changeset
730 // Note that the inArg might in fact be an outgoing argument,
a61af66fc99e Initial load
duke
parents:
diff changeset
731 // if a leaf routine or stub does some tricky argument shuffling.
a61af66fc99e Initial load
duke
parents:
diff changeset
732 // This routine must work even though one of the saved arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
733 // is in the d register (e.g., set_varargs(Argument(0, false), O0)).
a61af66fc99e Initial load
duke
parents:
diff changeset
734 for (Argument savePtr = inArg;
a61af66fc99e Initial load
duke
parents:
diff changeset
735 savePtr.is_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
736 savePtr = savePtr.successor()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
737 st_ptr(savePtr.as_register(), savePtr.address_in_frame());
a61af66fc99e Initial load
duke
parents:
diff changeset
738 }
a61af66fc99e Initial load
duke
parents:
diff changeset
739 // return the address of the first memory slot
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
740 Address a = inArg.address_in_frame();
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
741 add(a.base(), a.disp(), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
742 }
a61af66fc99e Initial load
duke
parents:
diff changeset
743
a61af66fc99e Initial load
duke
parents:
diff changeset
744 // Conditional breakpoint (for assertion checks in assembly code)
a61af66fc99e Initial load
duke
parents:
diff changeset
745 void MacroAssembler::breakpoint_trap(Condition c, CC cc) {
a61af66fc99e Initial load
duke
parents:
diff changeset
746 trap(c, cc, G0, ST_RESERVED_FOR_USER_0);
a61af66fc99e Initial load
duke
parents:
diff changeset
747 }
a61af66fc99e Initial load
duke
parents:
diff changeset
748
a61af66fc99e Initial load
duke
parents:
diff changeset
749 // We want to use ST_BREAKPOINT here, but the debugger is confused by it.
a61af66fc99e Initial load
duke
parents:
diff changeset
750 void MacroAssembler::breakpoint_trap() {
a61af66fc99e Initial load
duke
parents:
diff changeset
751 trap(ST_RESERVED_FOR_USER_0);
a61af66fc99e Initial load
duke
parents:
diff changeset
752 }
a61af66fc99e Initial load
duke
parents:
diff changeset
753
a61af66fc99e Initial load
duke
parents:
diff changeset
754 // flush windows (except current) using flushw instruction if avail.
a61af66fc99e Initial load
duke
parents:
diff changeset
755 void MacroAssembler::flush_windows() {
a61af66fc99e Initial load
duke
parents:
diff changeset
756 if (VM_Version::v9_instructions_work()) flushw();
a61af66fc99e Initial load
duke
parents:
diff changeset
757 else flush_windows_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
758 }
a61af66fc99e Initial load
duke
parents:
diff changeset
759
a61af66fc99e Initial load
duke
parents:
diff changeset
760 // Write serialization page so VM thread can do a pseudo remote membar
a61af66fc99e Initial load
duke
parents:
diff changeset
761 // We use the current thread pointer to calculate a thread specific
a61af66fc99e Initial load
duke
parents:
diff changeset
762 // offset to write to within the page. This minimizes bus traffic
a61af66fc99e Initial load
duke
parents:
diff changeset
763 // due to cache line collision.
a61af66fc99e Initial load
duke
parents:
diff changeset
764 void MacroAssembler::serialize_memory(Register thread, Register tmp1, Register tmp2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
765 srl(thread, os::get_serialize_page_shift_count(), tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
766 if (Assembler::is_simm13(os::vm_page_size())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
767 and3(tmp2, (os::vm_page_size() - sizeof(int)), tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
768 }
a61af66fc99e Initial load
duke
parents:
diff changeset
769 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
770 set((os::vm_page_size() - sizeof(int)), tmp1);
a61af66fc99e Initial load
duke
parents:
diff changeset
771 and3(tmp2, tmp1, tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
772 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
773 set(os::get_memory_serialize_page(), tmp1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
774 st(G0, tmp1, tmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
775 }
a61af66fc99e Initial load
duke
parents:
diff changeset
776
a61af66fc99e Initial load
duke
parents:
diff changeset
777
a61af66fc99e Initial load
duke
parents:
diff changeset
778
a61af66fc99e Initial load
duke
parents:
diff changeset
779 void MacroAssembler::enter() {
a61af66fc99e Initial load
duke
parents:
diff changeset
780 Unimplemented();
a61af66fc99e Initial load
duke
parents:
diff changeset
781 }
a61af66fc99e Initial load
duke
parents:
diff changeset
782
a61af66fc99e Initial load
duke
parents:
diff changeset
783 void MacroAssembler::leave() {
a61af66fc99e Initial load
duke
parents:
diff changeset
784 Unimplemented();
a61af66fc99e Initial load
duke
parents:
diff changeset
785 }
a61af66fc99e Initial load
duke
parents:
diff changeset
786
a61af66fc99e Initial load
duke
parents:
diff changeset
787 void MacroAssembler::mult(Register s1, Register s2, Register d) {
a61af66fc99e Initial load
duke
parents:
diff changeset
788 if(VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
789 mulx (s1, s2, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
790 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
791 smul (s1, s2, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
792 }
a61af66fc99e Initial load
duke
parents:
diff changeset
793 }
a61af66fc99e Initial load
duke
parents:
diff changeset
794
a61af66fc99e Initial load
duke
parents:
diff changeset
795 void MacroAssembler::mult(Register s1, int simm13a, Register d) {
a61af66fc99e Initial load
duke
parents:
diff changeset
796 if(VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
797 mulx (s1, simm13a, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
798 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
799 smul (s1, simm13a, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
800 }
a61af66fc99e Initial load
duke
parents:
diff changeset
801 }
a61af66fc99e Initial load
duke
parents:
diff changeset
802
a61af66fc99e Initial load
duke
parents:
diff changeset
803
a61af66fc99e Initial load
duke
parents:
diff changeset
804 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
805 void MacroAssembler::read_ccr_v8_assert(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
806 const Register s1 = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
807 const Register s2 = G4_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
808 Label get_psr_test;
a61af66fc99e Initial load
duke
parents:
diff changeset
809 // Get the condition codes the V8 way.
a61af66fc99e Initial load
duke
parents:
diff changeset
810 read_ccr_trap(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
811 mov(ccr_save, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
812 // This is a test of V8 which has icc but not xcc
a61af66fc99e Initial load
duke
parents:
diff changeset
813 // so mask off the xcc bits
a61af66fc99e Initial load
duke
parents:
diff changeset
814 and3(s2, 0xf, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
815 // Compare condition codes from the V8 and V9 ways.
a61af66fc99e Initial load
duke
parents:
diff changeset
816 subcc(s2, s1, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
817 br(Assembler::notEqual, true, Assembler::pt, get_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
818 delayed()->breakpoint_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
819 bind(get_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
820 }
a61af66fc99e Initial load
duke
parents:
diff changeset
821
a61af66fc99e Initial load
duke
parents:
diff changeset
822 void MacroAssembler::write_ccr_v8_assert(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
823 const Register s1 = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
824 const Register s2 = G4_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
825 Label set_psr_test;
a61af66fc99e Initial load
duke
parents:
diff changeset
826 // Write out the saved condition codes the V8 way
a61af66fc99e Initial load
duke
parents:
diff changeset
827 write_ccr_trap(ccr_save, s1, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
828 // Read back the condition codes using the V9 instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
829 rdccr(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
830 mov(ccr_save, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
831 // This is a test of V8 which has icc but not xcc
a61af66fc99e Initial load
duke
parents:
diff changeset
832 // so mask off the xcc bits
a61af66fc99e Initial load
duke
parents:
diff changeset
833 and3(s2, 0xf, s2);
a61af66fc99e Initial load
duke
parents:
diff changeset
834 and3(s1, 0xf, s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
835 // Compare the V8 way with the V9 way.
a61af66fc99e Initial load
duke
parents:
diff changeset
836 subcc(s2, s1, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
837 br(Assembler::notEqual, true, Assembler::pt, set_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
838 delayed()->breakpoint_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
839 bind(set_psr_test);
a61af66fc99e Initial load
duke
parents:
diff changeset
840 }
a61af66fc99e Initial load
duke
parents:
diff changeset
841 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
842 #define read_ccr_v8_assert(x)
a61af66fc99e Initial load
duke
parents:
diff changeset
843 #define write_ccr_v8_assert(x)
a61af66fc99e Initial load
duke
parents:
diff changeset
844 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
845
a61af66fc99e Initial load
duke
parents:
diff changeset
846 void MacroAssembler::read_ccr(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
847 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
848 rdccr(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
849 // Test code sequence used on V8. Do not move above rdccr.
a61af66fc99e Initial load
duke
parents:
diff changeset
850 read_ccr_v8_assert(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
851 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
852 read_ccr_trap(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
853 }
a61af66fc99e Initial load
duke
parents:
diff changeset
854 }
a61af66fc99e Initial load
duke
parents:
diff changeset
855
a61af66fc99e Initial load
duke
parents:
diff changeset
856 void MacroAssembler::write_ccr(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
857 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
858 // Test code sequence used on V8. Do not move below wrccr.
a61af66fc99e Initial load
duke
parents:
diff changeset
859 write_ccr_v8_assert(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
860 wrccr(ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
861 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
862 const Register temp_reg1 = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
863 const Register temp_reg2 = G4_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
864 write_ccr_trap(ccr_save, temp_reg1, temp_reg2);
a61af66fc99e Initial load
duke
parents:
diff changeset
865 }
a61af66fc99e Initial load
duke
parents:
diff changeset
866 }
a61af66fc99e Initial load
duke
parents:
diff changeset
867
a61af66fc99e Initial load
duke
parents:
diff changeset
868
a61af66fc99e Initial load
duke
parents:
diff changeset
869 // Calls to C land
a61af66fc99e Initial load
duke
parents:
diff changeset
870
a61af66fc99e Initial load
duke
parents:
diff changeset
871 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
872 // a hook for debugging
a61af66fc99e Initial load
duke
parents:
diff changeset
873 static Thread* reinitialize_thread() {
a61af66fc99e Initial load
duke
parents:
diff changeset
874 return ThreadLocalStorage::thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
875 }
a61af66fc99e Initial load
duke
parents:
diff changeset
876 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
877 #define reinitialize_thread ThreadLocalStorage::thread
a61af66fc99e Initial load
duke
parents:
diff changeset
878 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
879
a61af66fc99e Initial load
duke
parents:
diff changeset
880 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
881 address last_get_thread = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
882 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
883
a61af66fc99e Initial load
duke
parents:
diff changeset
884 // call this when G2_thread is not known to be valid
a61af66fc99e Initial load
duke
parents:
diff changeset
885 void MacroAssembler::get_thread() {
a61af66fc99e Initial load
duke
parents:
diff changeset
886 save_frame(0); // to avoid clobbering O0
a61af66fc99e Initial load
duke
parents:
diff changeset
887 mov(G1, L0); // avoid clobbering G1
a61af66fc99e Initial load
duke
parents:
diff changeset
888 mov(G5_method, L1); // avoid clobbering G5
a61af66fc99e Initial load
duke
parents:
diff changeset
889 mov(G3, L2); // avoid clobbering G3 also
a61af66fc99e Initial load
duke
parents:
diff changeset
890 mov(G4, L5); // avoid clobbering G4
a61af66fc99e Initial load
duke
parents:
diff changeset
891 #ifdef ASSERT
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
892 AddressLiteral last_get_thread_addrlit(&last_get_thread);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
893 set(last_get_thread_addrlit, L3);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
894 inc(L4, get_pc(L4) + 2 * BytesPerInstWord); // skip getpc() code + inc + st_ptr to point L4 at call
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
895 st_ptr(L4, L3, 0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
896 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
897 call(CAST_FROM_FN_PTR(address, reinitialize_thread), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
898 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
899 mov(L0, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
900 mov(L1, G5_method);
a61af66fc99e Initial load
duke
parents:
diff changeset
901 mov(L2, G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
902 mov(L5, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
903 restore(O0, 0, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
904 }
a61af66fc99e Initial load
duke
parents:
diff changeset
905
a61af66fc99e Initial load
duke
parents:
diff changeset
906 static Thread* verify_thread_subroutine(Thread* gthread_value) {
a61af66fc99e Initial load
duke
parents:
diff changeset
907 Thread* correct_value = ThreadLocalStorage::thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
908 guarantee(gthread_value == correct_value, "G2_thread value must be the thread");
a61af66fc99e Initial load
duke
parents:
diff changeset
909 return correct_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
910 }
a61af66fc99e Initial load
duke
parents:
diff changeset
911
a61af66fc99e Initial load
duke
parents:
diff changeset
912 void MacroAssembler::verify_thread() {
a61af66fc99e Initial load
duke
parents:
diff changeset
913 if (VerifyThread) {
a61af66fc99e Initial load
duke
parents:
diff changeset
914 // NOTE: this chops off the heads of the 64-bit O registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
915 #ifdef CC_INTERP
a61af66fc99e Initial load
duke
parents:
diff changeset
916 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
917 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
918 // make sure G2_thread contains the right value
a61af66fc99e Initial load
duke
parents:
diff changeset
919 save_frame_and_mov(0, Lmethod, Lmethod); // to avoid clobbering O0 (and propagate Lmethod for -Xprof)
a61af66fc99e Initial load
duke
parents:
diff changeset
920 mov(G1, L1); // avoid clobbering G1
a61af66fc99e Initial load
duke
parents:
diff changeset
921 // G2 saved below
a61af66fc99e Initial load
duke
parents:
diff changeset
922 mov(G3, L3); // avoid clobbering G3
a61af66fc99e Initial load
duke
parents:
diff changeset
923 mov(G4, L4); // avoid clobbering G4
a61af66fc99e Initial load
duke
parents:
diff changeset
924 mov(G5_method, L5); // avoid clobbering G5_method
a61af66fc99e Initial load
duke
parents:
diff changeset
925 #endif /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
926 #if defined(COMPILER2) && !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
927 // Save & restore possible 64-bit Long arguments in G-regs
a61af66fc99e Initial load
duke
parents:
diff changeset
928 srlx(G1,32,L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
929 srlx(G4,32,L6);
a61af66fc99e Initial load
duke
parents:
diff changeset
930 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
931 call(CAST_FROM_FN_PTR(address,verify_thread_subroutine), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
932 delayed()->mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
933
a61af66fc99e Initial load
duke
parents:
diff changeset
934 mov(L1, G1); // Restore G1
a61af66fc99e Initial load
duke
parents:
diff changeset
935 // G2 restored below
a61af66fc99e Initial load
duke
parents:
diff changeset
936 mov(L3, G3); // restore G3
a61af66fc99e Initial load
duke
parents:
diff changeset
937 mov(L4, G4); // restore G4
a61af66fc99e Initial load
duke
parents:
diff changeset
938 mov(L5, G5_method); // restore G5_method
a61af66fc99e Initial load
duke
parents:
diff changeset
939 #if defined(COMPILER2) && !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
940 // Save & restore possible 64-bit Long arguments in G-regs
a61af66fc99e Initial load
duke
parents:
diff changeset
941 sllx(L0,32,G2); // Move old high G1 bits high in G2
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
942 srl(G1, 0,G1); // Clear current high G1 bits
0
a61af66fc99e Initial load
duke
parents:
diff changeset
943 or3 (G1,G2,G1); // Recover 64-bit G1
a61af66fc99e Initial load
duke
parents:
diff changeset
944 sllx(L6,32,G2); // Move old high G4 bits high in G2
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
945 srl(G4, 0,G4); // Clear current high G4 bits
0
a61af66fc99e Initial load
duke
parents:
diff changeset
946 or3 (G4,G2,G4); // Recover 64-bit G4
a61af66fc99e Initial load
duke
parents:
diff changeset
947 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
948 restore(O0, 0, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
949 }
a61af66fc99e Initial load
duke
parents:
diff changeset
950 }
a61af66fc99e Initial load
duke
parents:
diff changeset
951
a61af66fc99e Initial load
duke
parents:
diff changeset
952
a61af66fc99e Initial load
duke
parents:
diff changeset
953 void MacroAssembler::save_thread(const Register thread_cache) {
a61af66fc99e Initial load
duke
parents:
diff changeset
954 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
955 if (thread_cache->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
956 assert(thread_cache->is_local() || thread_cache->is_in(), "bad volatile");
a61af66fc99e Initial load
duke
parents:
diff changeset
957 mov(G2_thread, thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
958 }
a61af66fc99e Initial load
duke
parents:
diff changeset
959 if (VerifyThread) {
a61af66fc99e Initial load
duke
parents:
diff changeset
960 // smash G2_thread, as if the VM were about to anyway
a61af66fc99e Initial load
duke
parents:
diff changeset
961 set(0x67676767, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
962 }
a61af66fc99e Initial load
duke
parents:
diff changeset
963 }
a61af66fc99e Initial load
duke
parents:
diff changeset
964
a61af66fc99e Initial load
duke
parents:
diff changeset
965
a61af66fc99e Initial load
duke
parents:
diff changeset
966 void MacroAssembler::restore_thread(const Register thread_cache) {
a61af66fc99e Initial load
duke
parents:
diff changeset
967 if (thread_cache->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
968 assert(thread_cache->is_local() || thread_cache->is_in(), "bad volatile");
a61af66fc99e Initial load
duke
parents:
diff changeset
969 mov(thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
970 verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
971 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
972 // do it the slow way
a61af66fc99e Initial load
duke
parents:
diff changeset
973 get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
974 }
a61af66fc99e Initial load
duke
parents:
diff changeset
975 }
a61af66fc99e Initial load
duke
parents:
diff changeset
976
a61af66fc99e Initial load
duke
parents:
diff changeset
977
a61af66fc99e Initial load
duke
parents:
diff changeset
978 // %%% maybe get rid of [re]set_last_Java_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
979 void MacroAssembler::set_last_Java_frame(Register last_java_sp, Register last_Java_pc) {
a61af66fc99e Initial load
duke
parents:
diff changeset
980 assert_not_delayed();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
981 Address flags(G2_thread, JavaThread::frame_anchor_offset() +
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
982 JavaFrameAnchor::flags_offset());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
983 Address pc_addr(G2_thread, JavaThread::last_Java_pc_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
984
a61af66fc99e Initial load
duke
parents:
diff changeset
985 // Always set last_Java_pc and flags first because once last_Java_sp is visible
a61af66fc99e Initial load
duke
parents:
diff changeset
986 // has_last_Java_frame is true and users will look at the rest of the fields.
a61af66fc99e Initial load
duke
parents:
diff changeset
987 // (Note: flags should always be zero before we get here so doesn't need to be set.)
a61af66fc99e Initial load
duke
parents:
diff changeset
988
a61af66fc99e Initial load
duke
parents:
diff changeset
989 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
990 // Verify that flags was zeroed on return to Java
a61af66fc99e Initial load
duke
parents:
diff changeset
991 Label PcOk;
a61af66fc99e Initial load
duke
parents:
diff changeset
992 save_frame(0); // to avoid clobbering O0
a61af66fc99e Initial load
duke
parents:
diff changeset
993 ld_ptr(pc_addr, L0);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
994 br_null_short(L0, Assembler::pt, PcOk);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
995 stop("last_Java_pc not zeroed before leaving Java");
a61af66fc99e Initial load
duke
parents:
diff changeset
996 bind(PcOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
997
a61af66fc99e Initial load
duke
parents:
diff changeset
998 // Verify that flags was zeroed on return to Java
a61af66fc99e Initial load
duke
parents:
diff changeset
999 Label FlagsOk;
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 ld(flags, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 tst(L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 br(Assembler::zero, false, Assembler::pt, FlagsOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
1003 delayed() -> restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1004 stop("flags not zeroed before leaving Java");
a61af66fc99e Initial load
duke
parents:
diff changeset
1005 bind(FlagsOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
1006 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1008 // When returning from calling out from Java mode the frame anchor's last_Java_pc
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 // will always be set to NULL. It is set here so that if we are doing a call to
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 // native (not VM) that we capture the known pc and don't have to rely on the
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 // native call having a standard frame linkage where we can find the pc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1012
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 if (last_Java_pc->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 st_ptr(last_Java_pc, pc_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1016
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 // Make sure that we have an odd stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 Label StackOk;
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 andcc(last_java_sp, 0x01, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1022 br(Assembler::notZero, false, Assembler::pt, StackOk);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
1023 delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 stop("Stack Not Biased in set_last_Java_frame");
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 bind(StackOk);
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1027 assert( last_java_sp != G4_scratch, "bad register usage in set_last_Java_frame");
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 add( last_java_sp, STACK_BIAS, G4_scratch );
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1029 st_ptr(G4_scratch, G2_thread, JavaThread::last_Java_sp_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1030 #else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1031 st_ptr(last_java_sp, G2_thread, JavaThread::last_Java_sp_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1032 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1034
a61af66fc99e Initial load
duke
parents:
diff changeset
1035 void MacroAssembler::reset_last_Java_frame(void) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1037
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1038 Address sp_addr(G2_thread, JavaThread::last_Java_sp_offset());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1039 Address pc_addr(G2_thread, JavaThread::frame_anchor_offset() + JavaFrameAnchor::last_Java_pc_offset());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1040 Address flags (G2_thread, JavaThread::frame_anchor_offset() + JavaFrameAnchor::flags_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1041
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 // check that it WAS previously set
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 #ifdef CC_INTERP
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 save_frame_and_mov(0, Lmethod, Lmethod); // Propagate Lmethod to helper frame for -Xprof
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 #endif /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 ld_ptr(sp_addr, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 tst(L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 breakpoint_trap(Assembler::zero, Assembler::ptr_cc);
a61af66fc99e Initial load
duke
parents:
diff changeset
1052 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1054
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 st_ptr(G0, sp_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 // Always return last_Java_pc to zero
a61af66fc99e Initial load
duke
parents:
diff changeset
1057 st_ptr(G0, pc_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 // Always null flags after return to Java
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 st(G0, flags);
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1061
a61af66fc99e Initial load
duke
parents:
diff changeset
1062
a61af66fc99e Initial load
duke
parents:
diff changeset
1063 void MacroAssembler::call_VM_base(
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 Register oop_result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 Register thread_cache,
a61af66fc99e Initial load
duke
parents:
diff changeset
1066 Register last_java_sp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 address entry_point,
a61af66fc99e Initial load
duke
parents:
diff changeset
1068 int number_of_arguments,
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 bool check_exceptions)
a61af66fc99e Initial load
duke
parents:
diff changeset
1070 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1072
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 // determine last_java_sp register
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 if (!last_java_sp->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 last_java_sp = SP;
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 // debugging support
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 assert(number_of_arguments >= 0 , "cannot have negative number of arguments");
a61af66fc99e Initial load
duke
parents:
diff changeset
1079
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 // 64-bit last_java_sp is biased!
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 set_last_Java_frame(last_java_sp, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 if (VerifyThread) mov(G2_thread, O0); // about to be smashed; pass early
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 save_thread(thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 // do the call
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 call(entry_point, relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 if (!VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 delayed()->mov(G2_thread, O0); // pass thread as first argument
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 else
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 delayed()->nop(); // (thread already passed)
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 restore_thread(thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1091 reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
1092
a61af66fc99e Initial load
duke
parents:
diff changeset
1093 // check for pending exceptions. use Gtemp as scratch register.
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 if (check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 check_and_forward_exception(Gtemp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1097
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1098 #ifdef ASSERT
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1099 set(badHeapWordVal, G3);
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1100 set(badHeapWordVal, G4);
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1101 set(badHeapWordVal, G5);
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1102 #endif
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1103
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 // get oop result if there is one and reset the value in the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 if (oop_result->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 get_vm_result(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1109
a61af66fc99e Initial load
duke
parents:
diff changeset
1110 void MacroAssembler::check_and_forward_exception(Register scratch_reg)
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
1113
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 check_and_handle_popframe(scratch_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 check_and_handle_earlyret(scratch_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1116
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1117 Address exception_addr(G2_thread, Thread::pending_exception_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1118 ld_ptr(exception_addr, scratch_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
1119 br_null_short(scratch_reg, pt, L);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 // we use O7 linkage so that forward_exception_entry has the issuing PC
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 call(StubRoutines::forward_exception_entry(), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1122 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1125
a61af66fc99e Initial load
duke
parents:
diff changeset
1126
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 void MacroAssembler::check_and_handle_popframe(Register scratch_reg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1129
a61af66fc99e Initial load
duke
parents:
diff changeset
1130
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 void MacroAssembler::check_and_handle_earlyret(Register scratch_reg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1133
a61af66fc99e Initial load
duke
parents:
diff changeset
1134
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 void MacroAssembler::call_VM(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1136 call_VM_base(oop_result, noreg, noreg, entry_point, number_of_arguments, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1137 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1138
a61af66fc99e Initial load
duke
parents:
diff changeset
1139
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 void MacroAssembler::call_VM(Register oop_result, address entry_point, Register arg_1, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 call_VM(oop_result, entry_point, 1, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1145
a61af66fc99e Initial load
duke
parents:
diff changeset
1146
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 void MacroAssembler::call_VM(Register oop_result, address entry_point, Register arg_1, Register arg_2, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 call_VM(oop_result, entry_point, 2, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1153
a61af66fc99e Initial load
duke
parents:
diff changeset
1154
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 void MacroAssembler::call_VM(Register oop_result, address entry_point, Register arg_1, Register arg_2, Register arg_3, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 mov(arg_3, O3); assert(arg_3 != O1 && arg_3 != O2, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 call_VM(oop_result, entry_point, 3, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1162
a61af66fc99e Initial load
duke
parents:
diff changeset
1163
a61af66fc99e Initial load
duke
parents:
diff changeset
1164
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 // Note: The following call_VM overloadings are useful when a "save"
a61af66fc99e Initial load
duke
parents:
diff changeset
1166 // has already been performed by a stub, and the last Java frame is
a61af66fc99e Initial load
duke
parents:
diff changeset
1167 // the previous one. In that case, last_java_sp must be passed as FP
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 // instead of SP.
a61af66fc99e Initial load
duke
parents:
diff changeset
1169
a61af66fc99e Initial load
duke
parents:
diff changeset
1170
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, int number_of_arguments, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 call_VM_base(oop_result, noreg, last_java_sp, entry_point, number_of_arguments, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1174
a61af66fc99e Initial load
duke
parents:
diff changeset
1175
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1181
a61af66fc99e Initial load
duke
parents:
diff changeset
1182
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1189
a61af66fc99e Initial load
duke
parents:
diff changeset
1190
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 void MacroAssembler::call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, Register arg_3, bool check_exceptions) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 // O0 is reserved for the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 mov(arg_1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 mov(arg_2, O2); assert(arg_2 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1195 mov(arg_3, O3); assert(arg_3 != O1 && arg_3 != O2, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions);
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1198
a61af66fc99e Initial load
duke
parents:
diff changeset
1199
a61af66fc99e Initial load
duke
parents:
diff changeset
1200
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 void MacroAssembler::call_VM_leaf_base(Register thread_cache, address entry_point, int number_of_arguments) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1202 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1203 save_thread(thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1204 // do the call
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 call(entry_point, relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 restore_thread(thread_cache);
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1208 #ifdef ASSERT
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1209 set(badHeapWordVal, G3);
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1210 set(badHeapWordVal, G4);
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1211 set(badHeapWordVal, G5);
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1212 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1214
a61af66fc99e Initial load
duke
parents:
diff changeset
1215
a61af66fc99e Initial load
duke
parents:
diff changeset
1216 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, int number_of_arguments) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 call_VM_leaf_base(thread_cache, entry_point, number_of_arguments);
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1219
a61af66fc99e Initial load
duke
parents:
diff changeset
1220
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, Register arg_1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 mov(arg_1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 call_VM_leaf(thread_cache, entry_point, 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1225
a61af66fc99e Initial load
duke
parents:
diff changeset
1226
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, Register arg_1, Register arg_2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 mov(arg_1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1229 mov(arg_2, O1); assert(arg_2 != O0, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1230 call_VM_leaf(thread_cache, entry_point, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1231 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1232
a61af66fc99e Initial load
duke
parents:
diff changeset
1233
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 void MacroAssembler::call_VM_leaf(Register thread_cache, address entry_point, Register arg_1, Register arg_2, Register arg_3) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 mov(arg_1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 mov(arg_2, O1); assert(arg_2 != O0, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 mov(arg_3, O2); assert(arg_3 != O0 && arg_3 != O1, "smashed argument");
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 call_VM_leaf(thread_cache, entry_point, 3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1240
a61af66fc99e Initial load
duke
parents:
diff changeset
1241
a61af66fc99e Initial load
duke
parents:
diff changeset
1242 void MacroAssembler::get_vm_result(Register oop_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1243 verify_thread();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1244 Address vm_result_addr(G2_thread, JavaThread::vm_result_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 ld_ptr( vm_result_addr, oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 st_ptr(G0, vm_result_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1247 verify_oop(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1249
a61af66fc99e Initial load
duke
parents:
diff changeset
1250
a61af66fc99e Initial load
duke
parents:
diff changeset
1251 void MacroAssembler::get_vm_result_2(Register oop_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 verify_thread();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1253 Address vm_result_addr_2(G2_thread, JavaThread::vm_result_2_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 ld_ptr(vm_result_addr_2, oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 st_ptr(G0, vm_result_addr_2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 verify_oop(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1257 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1258
a61af66fc99e Initial load
duke
parents:
diff changeset
1259
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 // We require that C code which does not return a value in vm_result will
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 // leave it undisturbed.
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 void MacroAssembler::set_vm_result(Register oop_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 verify_thread();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1264 Address vm_result_addr(G2_thread, JavaThread::vm_result_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 verify_oop(oop_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1266
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 # ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1268 // Check that we are not overwriting any other oop.
a61af66fc99e Initial load
duke
parents:
diff changeset
1269 #ifdef CC_INTERP
a61af66fc99e Initial load
duke
parents:
diff changeset
1270 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1271 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1272 save_frame_and_mov(0, Lmethod, Lmethod); // Propagate Lmethod for -Xprof
a61af66fc99e Initial load
duke
parents:
diff changeset
1273 #endif /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
1274 ld_ptr(vm_result_addr, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 tst(L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1276 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
1277 breakpoint_trap(notZero, Assembler::ptr_cc);
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 // }
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 # endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1280
a61af66fc99e Initial load
duke
parents:
diff changeset
1281 st_ptr(oop_result, vm_result_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1283
a61af66fc99e Initial load
duke
parents:
diff changeset
1284
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1285 void MacroAssembler::card_table_write(jbyte* byte_map_base,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1286 Register tmp, Register obj) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1287 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1288 srlx(obj, CardTableModRefBS::card_shift, obj);
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1290 srl(obj, CardTableModRefBS::card_shift, obj);
a61af66fc99e Initial load
duke
parents:
diff changeset
1291 #endif
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1292 assert(tmp != obj, "need separate temp reg");
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1293 set((address) byte_map_base, tmp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1294 stb(G0, tmp, obj);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1295 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1296
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1297
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1298 void MacroAssembler::internal_sethi(const AddressLiteral& addrlit, Register d, bool ForceRelocatable) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1299 address save_pc;
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 int shiftcnt;
a61af66fc99e Initial load
duke
parents:
diff changeset
1301 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1302 # ifdef CHECK_DELAY
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1303 assert_not_delayed((char*) "cannot put two instructions in delay slot");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1304 # endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1305 v9_dep();
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 save_pc = pc();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1307
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1308 int msb32 = (int) (addrlit.value() >> 32);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1309 int lsb32 = (int) (addrlit.value());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1310
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1311 if (msb32 == 0 && lsb32 >= 0) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1312 Assembler::sethi(lsb32, d, addrlit.rspec());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1313 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1314 else if (msb32 == -1) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1315 Assembler::sethi(~lsb32, d, addrlit.rspec());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1316 xor3(d, ~low10(~0), d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1317 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1318 else {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1319 Assembler::sethi(msb32, d, addrlit.rspec()); // msb 22-bits
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1320 if (msb32 & 0x3ff) // Any bits?
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1321 or3(d, msb32 & 0x3ff, d); // msb 32-bits are now in lsb 32
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1322 if (lsb32 & 0xFFFFFC00) { // done?
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1323 if ((lsb32 >> 20) & 0xfff) { // Any bits set?
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1324 sllx(d, 12, d); // Make room for next 12 bits
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1325 or3(d, (lsb32 >> 20) & 0xfff, d); // Or in next 12
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1326 shiftcnt = 0; // We already shifted
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1327 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1328 else
a61af66fc99e Initial load
duke
parents:
diff changeset
1329 shiftcnt = 12;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1330 if ((lsb32 >> 10) & 0x3ff) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1331 sllx(d, shiftcnt + 10, d); // Make room for last 10 bits
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1332 or3(d, (lsb32 >> 10) & 0x3ff, d); // Or in next 10
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1333 shiftcnt = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 else
a61af66fc99e Initial load
duke
parents:
diff changeset
1336 shiftcnt = 10;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1337 sllx(d, shiftcnt + 10, d); // Shift leaving disp field 0'd
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1340 sllx(d, 32, d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1342 // Pad out the instruction sequence so it can be patched later.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1343 if (ForceRelocatable || (addrlit.rtype() != relocInfo::none &&
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1344 addrlit.rtype() != relocInfo::runtime_call_type)) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1345 while (pc() < (save_pc + (7 * BytesPerInstWord)))
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1346 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1347 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1348 #else
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1349 Assembler::sethi(addrlit.value(), d, addrlit.rspec());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1350 #endif
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1351 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1352
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1353
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1354 void MacroAssembler::sethi(const AddressLiteral& addrlit, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1355 internal_sethi(addrlit, d, false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1356 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1357
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1358
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1359 void MacroAssembler::patchable_sethi(const AddressLiteral& addrlit, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1360 internal_sethi(addrlit, d, true);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1361 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1362
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1363
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1364 int MacroAssembler::insts_for_sethi(address a, bool worst_case) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1365 #ifdef _LP64
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1366 if (worst_case) return 7;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1367 intptr_t iaddr = (intptr_t) a;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1368 int msb32 = (int) (iaddr >> 32);
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1369 int lsb32 = (int) (iaddr);
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1370 int count;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1371 if (msb32 == 0 && lsb32 >= 0)
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1372 count = 1;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1373 else if (msb32 == -1)
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1374 count = 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1375 else {
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1376 count = 2;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1377 if (msb32 & 0x3ff)
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1378 count++;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1379 if (lsb32 & 0xFFFFFC00 ) {
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1380 if ((lsb32 >> 20) & 0xfff) count += 2;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1381 if ((lsb32 >> 10) & 0x3ff) count += 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1382 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1383 }
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1384 return count;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1385 #else
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1386 return 1;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1387 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1388 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1389
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1390 int MacroAssembler::worst_case_insts_for_set() {
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1391 return insts_for_sethi(NULL, true) + 1;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1392 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1393
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1394
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1395 // Keep in sync with MacroAssembler::insts_for_internal_set
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1396 void MacroAssembler::internal_set(const AddressLiteral& addrlit, Register d, bool ForceRelocatable) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1397 intptr_t value = addrlit.value();
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1398
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1399 if (!ForceRelocatable && addrlit.rspec().type() == relocInfo::none) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1400 // can optimize
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1401 if (-4096 <= value && value <= 4095) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1402 or3(G0, value, d); // setsw (this leaves upper 32 bits sign-extended)
a61af66fc99e Initial load
duke
parents:
diff changeset
1403 return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1404 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1405 if (inv_hi22(hi22(value)) == value) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1406 sethi(addrlit, d);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1407 return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1408 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1409 }
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1410 assert_not_delayed((char*) "cannot put two instructions in delay slot");
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1411 internal_sethi(addrlit, d, ForceRelocatable);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1412 if (ForceRelocatable || addrlit.rspec().type() != relocInfo::none || addrlit.low10() != 0) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1413 add(d, addrlit.low10(), d, addrlit.rspec());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1414 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1415 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1416
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1417 // Keep in sync with MacroAssembler::internal_set
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1418 int MacroAssembler::insts_for_internal_set(intptr_t value) {
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1419 // can optimize
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1420 if (-4096 <= value && value <= 4095) {
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1421 return 1;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1422 }
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1423 if (inv_hi22(hi22(value)) == value) {
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1424 return insts_for_sethi((address) value);
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1425 }
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1426 int count = insts_for_sethi((address) value);
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1427 AddressLiteral al(value);
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1428 if (al.low10() != 0) {
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1429 count++;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1430 }
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1431 return count;
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1432 }
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1433
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1434 void MacroAssembler::set(const AddressLiteral& al, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1435 internal_set(al, d, false);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1436 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1437
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1438 void MacroAssembler::set(intptr_t value, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1439 AddressLiteral al(value);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1440 internal_set(al, d, false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1441 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1442
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1443 void MacroAssembler::set(address addr, Register d, RelocationHolder const& rspec) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1444 AddressLiteral al(addr, rspec);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1445 internal_set(al, d, false);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1446 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1447
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1448 void MacroAssembler::patchable_set(const AddressLiteral& al, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1449 internal_set(al, d, true);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1450 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1451
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1452 void MacroAssembler::patchable_set(intptr_t value, Register d) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1453 AddressLiteral al(value);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1454 internal_set(al, d, true);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1455 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1456
a61af66fc99e Initial load
duke
parents:
diff changeset
1457
a61af66fc99e Initial load
duke
parents:
diff changeset
1458 void MacroAssembler::set64(jlong value, Register d, Register tmp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1459 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1460 v9_dep();
a61af66fc99e Initial load
duke
parents:
diff changeset
1461
a61af66fc99e Initial load
duke
parents:
diff changeset
1462 int hi = (int)(value >> 32);
a61af66fc99e Initial load
duke
parents:
diff changeset
1463 int lo = (int)(value & ~0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1464 // (Matcher::isSimpleConstant64 knows about the following optimizations.)
a61af66fc99e Initial load
duke
parents:
diff changeset
1465 if (Assembler::is_simm13(lo) && value == lo) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1466 or3(G0, lo, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1467 } else if (hi == 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1468 Assembler::sethi(lo, d); // hardware version zero-extends to upper 32
a61af66fc99e Initial load
duke
parents:
diff changeset
1469 if (low10(lo) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1470 or3(d, low10(lo), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1471 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1472 else if (hi == -1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1473 Assembler::sethi(~lo, d); // hardware version zero-extends to upper 32
a61af66fc99e Initial load
duke
parents:
diff changeset
1474 xor3(d, low10(lo) ^ ~low10(~0), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1475 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1476 else if (lo == 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1477 if (Assembler::is_simm13(hi)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1478 or3(G0, hi, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1479 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1480 Assembler::sethi(hi, d); // hardware version zero-extends to upper 32
a61af66fc99e Initial load
duke
parents:
diff changeset
1481 if (low10(hi) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1482 or3(d, low10(hi), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1483 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1484 sllx(d, 32, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1485 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1486 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1487 Assembler::sethi(hi, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1488 Assembler::sethi(lo, d); // macro assembler version sign-extends
a61af66fc99e Initial load
duke
parents:
diff changeset
1489 if (low10(hi) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1490 or3 (tmp, low10(hi), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1491 if (low10(lo) != 0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1492 or3 ( d, low10(lo), d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1493 sllx(tmp, 32, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1494 or3 (d, tmp, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1495 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1497
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1498 int MacroAssembler::insts_for_set64(jlong value) {
2008
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1499 v9_dep();
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1500
2076
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1501 int hi = (int) (value >> 32);
7737fa7ec2b5 7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents: 2008
diff changeset
1502 int lo = (int) (value & ~0);
2008
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1503 int count = 0;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1504
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1505 // (Matcher::isSimpleConstant64 knows about the following optimizations.)
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1506 if (Assembler::is_simm13(lo) && value == lo) {
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1507 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1508 } else if (hi == 0) {
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1509 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1510 if (low10(lo) != 0)
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1511 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1512 }
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1513 else if (hi == -1) {
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1514 count += 2;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1515 }
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1516 else if (lo == 0) {
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1517 if (Assembler::is_simm13(hi)) {
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1518 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1519 } else {
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1520 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1521 if (low10(hi) != 0)
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1522 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1523 }
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1524 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1525 }
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1526 else {
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1527 count += 2;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1528 if (low10(hi) != 0)
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1529 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1530 if (low10(lo) != 0)
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1531 count++;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1532 count += 2;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1533 }
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1534 return count;
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1535 }
2f644f85485d 6961690: load oops from constant table on SPARC
twisti
parents: 2002
diff changeset
1536
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1537 // compute size in bytes of sparc frame, given
a61af66fc99e Initial load
duke
parents:
diff changeset
1538 // number of extraWords
a61af66fc99e Initial load
duke
parents:
diff changeset
1539 int MacroAssembler::total_frame_size_in_bytes(int extraWords) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1540
a61af66fc99e Initial load
duke
parents:
diff changeset
1541 int nWords = frame::memory_parameter_word_sp_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1542
a61af66fc99e Initial load
duke
parents:
diff changeset
1543 nWords += extraWords;
a61af66fc99e Initial load
duke
parents:
diff changeset
1544
a61af66fc99e Initial load
duke
parents:
diff changeset
1545 if (nWords & 1) ++nWords; // round up to double-word
a61af66fc99e Initial load
duke
parents:
diff changeset
1546
a61af66fc99e Initial load
duke
parents:
diff changeset
1547 return nWords * BytesPerWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
1548 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1549
a61af66fc99e Initial load
duke
parents:
diff changeset
1550
a61af66fc99e Initial load
duke
parents:
diff changeset
1551 // save_frame: given number of "extra" words in frame,
a61af66fc99e Initial load
duke
parents:
diff changeset
1552 // issue approp. save instruction (p 200, v8 manual)
a61af66fc99e Initial load
duke
parents:
diff changeset
1553
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1554 void MacroAssembler::save_frame(int extraWords) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1555 int delta = -total_frame_size_in_bytes(extraWords);
a61af66fc99e Initial load
duke
parents:
diff changeset
1556 if (is_simm13(delta)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1557 save(SP, delta, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1558 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1559 set(delta, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
1560 save(SP, G3_scratch, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1561 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1562 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1563
a61af66fc99e Initial load
duke
parents:
diff changeset
1564
a61af66fc99e Initial load
duke
parents:
diff changeset
1565 void MacroAssembler::save_frame_c1(int size_in_bytes) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1566 if (is_simm13(-size_in_bytes)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1567 save(SP, -size_in_bytes, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1568 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1569 set(-size_in_bytes, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
1570 save(SP, G3_scratch, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1571 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1572 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1573
a61af66fc99e Initial load
duke
parents:
diff changeset
1574
a61af66fc99e Initial load
duke
parents:
diff changeset
1575 void MacroAssembler::save_frame_and_mov(int extraWords,
a61af66fc99e Initial load
duke
parents:
diff changeset
1576 Register s1, Register d1,
a61af66fc99e Initial load
duke
parents:
diff changeset
1577 Register s2, Register d2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1578 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
1579
a61af66fc99e Initial load
duke
parents:
diff changeset
1580 // The trick here is to use precisely the same memory word
a61af66fc99e Initial load
duke
parents:
diff changeset
1581 // that trap handlers also use to save the register.
a61af66fc99e Initial load
duke
parents:
diff changeset
1582 // This word cannot be used for any other purpose, but
a61af66fc99e Initial load
duke
parents:
diff changeset
1583 // it works fine to save the register's value, whether or not
a61af66fc99e Initial load
duke
parents:
diff changeset
1584 // an interrupt flushes register windows at any given moment!
a61af66fc99e Initial load
duke
parents:
diff changeset
1585 Address s1_addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1586 if (s1->is_valid() && (s1->is_in() || s1->is_local())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1587 s1_addr = s1->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
1588 st_ptr(s1, s1_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1589 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1590
a61af66fc99e Initial load
duke
parents:
diff changeset
1591 Address s2_addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1592 if (s2->is_valid() && (s2->is_in() || s2->is_local())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1593 s2_addr = s2->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
1594 st_ptr(s2, s2_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1595 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1596
a61af66fc99e Initial load
duke
parents:
diff changeset
1597 save_frame(extraWords);
a61af66fc99e Initial load
duke
parents:
diff changeset
1598
a61af66fc99e Initial load
duke
parents:
diff changeset
1599 if (s1_addr.base() == SP) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1600 ld_ptr(s1_addr.after_save(), d1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1601 } else if (s1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1602 mov(s1->after_save(), d1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1603 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1604
a61af66fc99e Initial load
duke
parents:
diff changeset
1605 if (s2_addr.base() == SP) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1606 ld_ptr(s2_addr.after_save(), d2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1607 } else if (s2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1608 mov(s2->after_save(), d2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1609 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1610 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1611
a61af66fc99e Initial load
duke
parents:
diff changeset
1612
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1613 AddressLiteral MacroAssembler::allocate_oop_address(jobject obj) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1614 assert(oop_recorder() != NULL, "this assembler needs an OopRecorder");
a61af66fc99e Initial load
duke
parents:
diff changeset
1615 int oop_index = oop_recorder()->allocate_index(obj);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1616 return AddressLiteral(obj, oop_Relocation::spec(oop_index));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1617 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1618
a61af66fc99e Initial load
duke
parents:
diff changeset
1619
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1620 AddressLiteral MacroAssembler::constant_oop_address(jobject obj) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1621 assert(oop_recorder() != NULL, "this assembler needs an OopRecorder");
a61af66fc99e Initial load
duke
parents:
diff changeset
1622 int oop_index = oop_recorder()->find_index(obj);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1623 return AddressLiteral(obj, oop_Relocation::spec(oop_index));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1624 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1625
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1626 void MacroAssembler::set_narrow_oop(jobject obj, Register d) {
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1627 assert(oop_recorder() != NULL, "this assembler needs an OopRecorder");
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1628 int oop_index = oop_recorder()->find_index(obj);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1629 RelocationHolder rspec = oop_Relocation::spec(oop_index);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1630
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1631 assert_not_delayed();
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1632 // Relocation with special format (see relocInfo_sparc.hpp).
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1633 relocate(rspec, 1);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1634 // Assembler::sethi(0x3fffff, d);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1635 emit_long( op(branch_op) | rd(d) | op2(sethi_op2) | hi22(0x3fffff) );
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1636 // Don't add relocation for 'add'. Do patching during 'sethi' processing.
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1637 add(d, 0x3ff, d);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1638
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1639 }
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
1640
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1641
a61af66fc99e Initial load
duke
parents:
diff changeset
1642 void MacroAssembler::align(int modulus) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1643 while (offset() % modulus != 0) nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1644 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1645
a61af66fc99e Initial load
duke
parents:
diff changeset
1646
a61af66fc99e Initial load
duke
parents:
diff changeset
1647 void MacroAssembler::safepoint() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1648 relocate(breakpoint_Relocation::spec(breakpoint_Relocation::safepoint));
a61af66fc99e Initial load
duke
parents:
diff changeset
1649 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1650
a61af66fc99e Initial load
duke
parents:
diff changeset
1651
a61af66fc99e Initial load
duke
parents:
diff changeset
1652 void RegistersForDebugging::print(outputStream* s) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1653 int j;
a61af66fc99e Initial load
duke
parents:
diff changeset
1654 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1655 if ( j != 6 ) s->print_cr("i%d = 0x%.16lx", j, i[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1656 else s->print_cr( "fp = 0x%.16lx", i[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1657 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1658
a61af66fc99e Initial load
duke
parents:
diff changeset
1659 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1660 s->print_cr("l%d = 0x%.16lx", j, l[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1661 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1662
a61af66fc99e Initial load
duke
parents:
diff changeset
1663 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1664 if ( j != 6 ) s->print_cr("o%d = 0x%.16lx", j, o[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1665 else s->print_cr( "sp = 0x%.16lx", o[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1666 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1667
a61af66fc99e Initial load
duke
parents:
diff changeset
1668 for ( j = 0; j < 8; ++j )
a61af66fc99e Initial load
duke
parents:
diff changeset
1669 s->print_cr("g%d = 0x%.16lx", j, g[j]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1670 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1671
a61af66fc99e Initial load
duke
parents:
diff changeset
1672 // print out floats with compression
a61af66fc99e Initial load
duke
parents:
diff changeset
1673 for (j = 0; j < 32; ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1674 jfloat val = f[j];
a61af66fc99e Initial load
duke
parents:
diff changeset
1675 int last = j;
a61af66fc99e Initial load
duke
parents:
diff changeset
1676 for ( ; last+1 < 32; ++last ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1677 char b1[1024], b2[1024];
a61af66fc99e Initial load
duke
parents:
diff changeset
1678 sprintf(b1, "%f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1679 sprintf(b2, "%f", f[last+1]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1680 if (strcmp(b1, b2))
a61af66fc99e Initial load
duke
parents:
diff changeset
1681 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1682 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1683 s->print("f%d", j);
a61af66fc99e Initial load
duke
parents:
diff changeset
1684 if ( j != last ) s->print(" - f%d", last);
a61af66fc99e Initial load
duke
parents:
diff changeset
1685 s->print(" = %f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1686 s->fill_to(25);
a61af66fc99e Initial load
duke
parents:
diff changeset
1687 s->print_cr(" (0x%x)", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1688 j = last + 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1689 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1690 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1691
a61af66fc99e Initial load
duke
parents:
diff changeset
1692 // and doubles (evens only)
a61af66fc99e Initial load
duke
parents:
diff changeset
1693 for (j = 0; j < 32; ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1694 jdouble val = d[j];
a61af66fc99e Initial load
duke
parents:
diff changeset
1695 int last = j;
a61af66fc99e Initial load
duke
parents:
diff changeset
1696 for ( ; last+1 < 32; ++last ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1697 char b1[1024], b2[1024];
a61af66fc99e Initial load
duke
parents:
diff changeset
1698 sprintf(b1, "%f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1699 sprintf(b2, "%f", d[last+1]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1700 if (strcmp(b1, b2))
a61af66fc99e Initial load
duke
parents:
diff changeset
1701 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1702 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1703 s->print("d%d", 2 * j);
a61af66fc99e Initial load
duke
parents:
diff changeset
1704 if ( j != last ) s->print(" - d%d", last);
a61af66fc99e Initial load
duke
parents:
diff changeset
1705 s->print(" = %f", val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1706 s->fill_to(30);
a61af66fc99e Initial load
duke
parents:
diff changeset
1707 s->print("(0x%x)", *(int*)&val);
a61af66fc99e Initial load
duke
parents:
diff changeset
1708 s->fill_to(42);
a61af66fc99e Initial load
duke
parents:
diff changeset
1709 s->print_cr("(0x%x)", *(1 + (int*)&val));
a61af66fc99e Initial load
duke
parents:
diff changeset
1710 j = last + 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1711 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1712 s->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1713 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1714
a61af66fc99e Initial load
duke
parents:
diff changeset
1715 void RegistersForDebugging::save_registers(MacroAssembler* a) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1716 a->sub(FP, round_to(sizeof(RegistersForDebugging), sizeof(jdouble)) - STACK_BIAS, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1717 a->flush_windows();
a61af66fc99e Initial load
duke
parents:
diff changeset
1718 int i;
a61af66fc99e Initial load
duke
parents:
diff changeset
1719 for (i = 0; i < 8; ++i) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1720 a->ld_ptr(as_iRegister(i)->address_in_saved_window().after_save(), L1); a->st_ptr( L1, O0, i_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1721 a->ld_ptr(as_lRegister(i)->address_in_saved_window().after_save(), L1); a->st_ptr( L1, O0, l_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1722 a->st_ptr(as_oRegister(i)->after_save(), O0, o_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1723 a->st_ptr(as_gRegister(i)->after_save(), O0, g_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1724 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1725 for (i = 0; i < 32; ++i) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1726 a->stf(FloatRegisterImpl::S, as_FloatRegister(i), O0, f_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1727 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1728 for (i = 0; i < (VM_Version::v9_instructions_work() ? 64 : 32); i += 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1729 a->stf(FloatRegisterImpl::D, as_FloatRegister(i), O0, d_offset(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1730 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1731 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1732
a61af66fc99e Initial load
duke
parents:
diff changeset
1733 void RegistersForDebugging::restore_registers(MacroAssembler* a, Register r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1734 for (int i = 1; i < 8; ++i) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1735 a->ld_ptr(r, g_offset(i), as_gRegister(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
1736 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1737 for (int j = 0; j < 32; ++j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1738 a->ldf(FloatRegisterImpl::S, O0, f_offset(j), as_FloatRegister(j));
a61af66fc99e Initial load
duke
parents:
diff changeset
1739 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1740 for (int k = 0; k < (VM_Version::v9_instructions_work() ? 64 : 32); k += 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1741 a->ldf(FloatRegisterImpl::D, O0, d_offset(k), as_FloatRegister(k));
a61af66fc99e Initial load
duke
parents:
diff changeset
1742 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1743 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1744
a61af66fc99e Initial load
duke
parents:
diff changeset
1745
a61af66fc99e Initial load
duke
parents:
diff changeset
1746 // pushes double TOS element of FPU stack on CPU stack; pops from FPU stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1747 void MacroAssembler::push_fTOS() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1748 // %%%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
1749 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1750
a61af66fc99e Initial load
duke
parents:
diff changeset
1751 // pops double TOS element from CPU stack and pushes on FPU stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1752 void MacroAssembler::pop_fTOS() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1753 // %%%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
1754 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1755
a61af66fc99e Initial load
duke
parents:
diff changeset
1756 void MacroAssembler::empty_FPU_stack() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1757 // %%%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
1758 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1759
a61af66fc99e Initial load
duke
parents:
diff changeset
1760 void MacroAssembler::_verify_oop(Register reg, const char* msg, const char * file, int line) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1761 // plausibility check for oops
a61af66fc99e Initial load
duke
parents:
diff changeset
1762 if (!VerifyOops) return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1763
a61af66fc99e Initial load
duke
parents:
diff changeset
1764 if (reg == G0) return; // always NULL, which is always an oop
a61af66fc99e Initial load
duke
parents:
diff changeset
1765
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1766 BLOCK_COMMENT("verify_oop {");
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1767 char buffer[64];
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1768 #ifdef COMPILER1
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1769 if (CommentedAssembly) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1770 snprintf(buffer, sizeof(buffer), "verify_oop at %d", offset());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1771 block_comment(buffer);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1772 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1773 #endif
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1774
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1775 int len = strlen(file) + strlen(msg) + 1 + 4;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1776 sprintf(buffer, "%d", line);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1777 len += strlen(buffer);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1778 sprintf(buffer, " at offset %d ", offset());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1779 len += strlen(buffer);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1780 char * real_msg = new char[len];
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
1781 sprintf(real_msg, "%s%s(%s:%d)", msg, buffer, file, line);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1782
a61af66fc99e Initial load
duke
parents:
diff changeset
1783 // Call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1784 AddressLiteral a(StubRoutines::verify_oop_subroutine_entry_address());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1785
a61af66fc99e Initial load
duke
parents:
diff changeset
1786 // Make some space on stack above the current register window.
a61af66fc99e Initial load
duke
parents:
diff changeset
1787 // Enough to hold 8 64-bit registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
1788 add(SP,-8*8,SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1789
a61af66fc99e Initial load
duke
parents:
diff changeset
1790 // Save some 64-bit registers; a normal 'save' chops the heads off
a61af66fc99e Initial load
duke
parents:
diff changeset
1791 // of 64-bit longs in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
1792 stx(O0,SP,frame::register_save_words*wordSize+STACK_BIAS+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1793 stx(O1,SP,frame::register_save_words*wordSize+STACK_BIAS+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1794 mov(reg,O0); // Move arg into O0; arg might be in O7 which is about to be crushed
a61af66fc99e Initial load
duke
parents:
diff changeset
1795 stx(O7,SP,frame::register_save_words*wordSize+STACK_BIAS+7*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1796
3898
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
1797 // Size of set() should stay the same
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
1798 patchable_set((intptr_t)real_msg, O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1799 // Load address to call to into O7
a61af66fc99e Initial load
duke
parents:
diff changeset
1800 load_ptr_contents(a, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1801 // Register call to verify_oop_subroutine
a61af66fc99e Initial load
duke
parents:
diff changeset
1802 callr(O7, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1803 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1804 // recover frame size
a61af66fc99e Initial load
duke
parents:
diff changeset
1805 add(SP, 8*8,SP);
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
1806 BLOCK_COMMENT("} verify_oop");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1807 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1808
a61af66fc99e Initial load
duke
parents:
diff changeset
1809 void MacroAssembler::_verify_oop_addr(Address addr, const char* msg, const char * file, int line) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1810 // plausibility check for oops
a61af66fc99e Initial load
duke
parents:
diff changeset
1811 if (!VerifyOops) return;
a61af66fc99e Initial load
duke
parents:
diff changeset
1812
a61af66fc99e Initial load
duke
parents:
diff changeset
1813 char buffer[64];
a61af66fc99e Initial load
duke
parents:
diff changeset
1814 sprintf(buffer, "%d", line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1815 int len = strlen(file) + strlen(msg) + 1 + 4 + strlen(buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
1816 sprintf(buffer, " at SP+%d ", addr.disp());
a61af66fc99e Initial load
duke
parents:
diff changeset
1817 len += strlen(buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
1818 char * real_msg = new char[len];
a61af66fc99e Initial load
duke
parents:
diff changeset
1819 sprintf(real_msg, "%s at SP+%d (%s:%d)", msg, addr.disp(), file, line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1820
a61af66fc99e Initial load
duke
parents:
diff changeset
1821 // Call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1822 AddressLiteral a(StubRoutines::verify_oop_subroutine_entry_address());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1823
a61af66fc99e Initial load
duke
parents:
diff changeset
1824 // Make some space on stack above the current register window.
a61af66fc99e Initial load
duke
parents:
diff changeset
1825 // Enough to hold 8 64-bit registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
1826 add(SP,-8*8,SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1827
a61af66fc99e Initial load
duke
parents:
diff changeset
1828 // Save some 64-bit registers; a normal 'save' chops the heads off
a61af66fc99e Initial load
duke
parents:
diff changeset
1829 // of 64-bit longs in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
1830 stx(O0,SP,frame::register_save_words*wordSize+STACK_BIAS+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1831 stx(O1,SP,frame::register_save_words*wordSize+STACK_BIAS+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1832 ld_ptr(addr.base(), addr.disp() + 8*8, O0); // Load arg into O0; arg might be in O7 which is about to be crushed
a61af66fc99e Initial load
duke
parents:
diff changeset
1833 stx(O7,SP,frame::register_save_words*wordSize+STACK_BIAS+7*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1834
3898
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
1835 // Size of set() should stay the same
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
1836 patchable_set((intptr_t)real_msg, O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1837 // Load address to call to into O7
a61af66fc99e Initial load
duke
parents:
diff changeset
1838 load_ptr_contents(a, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1839 // Register call to verify_oop_subroutine
a61af66fc99e Initial load
duke
parents:
diff changeset
1840 callr(O7, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1841 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1842 // recover frame size
a61af66fc99e Initial load
duke
parents:
diff changeset
1843 add(SP, 8*8,SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
1844 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1845
a61af66fc99e Initial load
duke
parents:
diff changeset
1846 // side-door communication with signalHandler in os_solaris.cpp
a61af66fc99e Initial load
duke
parents:
diff changeset
1847 address MacroAssembler::_verify_oop_implicit_branch[3] = { NULL };
a61af66fc99e Initial load
duke
parents:
diff changeset
1848
a61af66fc99e Initial load
duke
parents:
diff changeset
1849 // This macro is expanded just once; it creates shared code. Contract:
a61af66fc99e Initial load
duke
parents:
diff changeset
1850 // receives an oop in O0. Must restore O0 & O7 from TLS. Must not smash ANY
a61af66fc99e Initial load
duke
parents:
diff changeset
1851 // registers, including flags. May not use a register 'save', as this blows
a61af66fc99e Initial load
duke
parents:
diff changeset
1852 // the high bits of the O-regs if they contain Long values. Acts as a 'leaf'
a61af66fc99e Initial load
duke
parents:
diff changeset
1853 // call.
a61af66fc99e Initial load
duke
parents:
diff changeset
1854 void MacroAssembler::verify_oop_subroutine() {
a61af66fc99e Initial load
duke
parents:
diff changeset
1855 assert( VM_Version::v9_instructions_work(), "VerifyOops not supported for V8" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1856
a61af66fc99e Initial load
duke
parents:
diff changeset
1857 // Leaf call; no frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
1858 Label succeed, fail, null_or_fail;
a61af66fc99e Initial load
duke
parents:
diff changeset
1859
a61af66fc99e Initial load
duke
parents:
diff changeset
1860 // O0 and O7 were saved already (O0 in O0's TLS home, O7 in O5's TLS home).
a61af66fc99e Initial load
duke
parents:
diff changeset
1861 // O0 is now the oop to be checked. O7 is the return address.
a61af66fc99e Initial load
duke
parents:
diff changeset
1862 Register O0_obj = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1863
a61af66fc99e Initial load
duke
parents:
diff changeset
1864 // Save some more registers for temps.
a61af66fc99e Initial load
duke
parents:
diff changeset
1865 stx(O2,SP,frame::register_save_words*wordSize+STACK_BIAS+2*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1866 stx(O3,SP,frame::register_save_words*wordSize+STACK_BIAS+3*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1867 stx(O4,SP,frame::register_save_words*wordSize+STACK_BIAS+4*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1868 stx(O5,SP,frame::register_save_words*wordSize+STACK_BIAS+5*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1869
a61af66fc99e Initial load
duke
parents:
diff changeset
1870 // Save flags
a61af66fc99e Initial load
duke
parents:
diff changeset
1871 Register O5_save_flags = O5;
a61af66fc99e Initial load
duke
parents:
diff changeset
1872 rdccr( O5_save_flags );
a61af66fc99e Initial load
duke
parents:
diff changeset
1873
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 { // count number of verifies
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 Register O2_adr = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1876 Register O3_accum = O3;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1877 inc_counter(StubRoutines::verify_oop_count_addr(), O2_adr, O3_accum);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1878 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1879
a61af66fc99e Initial load
duke
parents:
diff changeset
1880 Register O2_mask = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1881 Register O3_bits = O3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1882 Register O4_temp = O4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1883
a61af66fc99e Initial load
duke
parents:
diff changeset
1884 // mark lower end of faulting range
a61af66fc99e Initial load
duke
parents:
diff changeset
1885 assert(_verify_oop_implicit_branch[0] == NULL, "set once");
a61af66fc99e Initial load
duke
parents:
diff changeset
1886 _verify_oop_implicit_branch[0] = pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1887
a61af66fc99e Initial load
duke
parents:
diff changeset
1888 // We can't check the mark oop because it could be in the process of
a61af66fc99e Initial load
duke
parents:
diff changeset
1889 // locking or unlocking while this is running.
a61af66fc99e Initial load
duke
parents:
diff changeset
1890 set(Universe::verify_oop_mask (), O2_mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
1891 set(Universe::verify_oop_bits (), O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1892
a61af66fc99e Initial load
duke
parents:
diff changeset
1893 // assert((obj & oop_mask) == oop_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1894 and3(O0_obj, O2_mask, O4_temp);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
1895 cmp_and_brx_short(O4_temp, O3_bits, notEqual, pn, null_or_fail);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1896
a61af66fc99e Initial load
duke
parents:
diff changeset
1897 if ((NULL_WORD & Universe::verify_oop_mask()) == Universe::verify_oop_bits()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1898 // the null_or_fail case is useless; must test for null separately
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
1899 br_null_short(O0_obj, pn, succeed);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1900 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1901
a61af66fc99e Initial load
duke
parents:
diff changeset
1902 // Check the klassOop of this object for being in the right area of memory.
a61af66fc99e Initial load
duke
parents:
diff changeset
1903 // Cannot do the load in the delay above slot in case O0 is null
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1904 load_klass(O0_obj, O0_obj);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1905 // assert((klass & klass_mask) == klass_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1906 if( Universe::verify_klass_mask() != Universe::verify_oop_mask() )
a61af66fc99e Initial load
duke
parents:
diff changeset
1907 set(Universe::verify_klass_mask(), O2_mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
1908 if( Universe::verify_klass_bits() != Universe::verify_oop_bits() )
a61af66fc99e Initial load
duke
parents:
diff changeset
1909 set(Universe::verify_klass_bits(), O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1910 and3(O0_obj, O2_mask, O4_temp);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
1911 cmp_and_brx_short(O4_temp, O3_bits, notEqual, pn, fail);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1912 // Check the klass's klass
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1913 load_klass(O0_obj, O0_obj);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1914 and3(O0_obj, O2_mask, O4_temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1915 cmp(O4_temp, O3_bits);
a61af66fc99e Initial load
duke
parents:
diff changeset
1916 brx(notEqual, false, pn, fail);
a61af66fc99e Initial load
duke
parents:
diff changeset
1917 delayed()->wrccr( O5_save_flags ); // Restore CCR's
a61af66fc99e Initial load
duke
parents:
diff changeset
1918
a61af66fc99e Initial load
duke
parents:
diff changeset
1919 // mark upper end of faulting range
a61af66fc99e Initial load
duke
parents:
diff changeset
1920 _verify_oop_implicit_branch[1] = pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1921
a61af66fc99e Initial load
duke
parents:
diff changeset
1922 //-----------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1923 // all tests pass
a61af66fc99e Initial load
duke
parents:
diff changeset
1924 bind(succeed);
a61af66fc99e Initial load
duke
parents:
diff changeset
1925
a61af66fc99e Initial load
duke
parents:
diff changeset
1926 // Restore prior 64-bit registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1927 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+0*8,O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1928 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+1*8,O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1929 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+2*8,O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1930 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+3*8,O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1931 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+4*8,O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1932 ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+5*8,O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1933
a61af66fc99e Initial load
duke
parents:
diff changeset
1934 retl(); // Leaf return; restore prior O7 in delay slot
a61af66fc99e Initial load
duke
parents:
diff changeset
1935 delayed()->ldx(SP,frame::register_save_words*wordSize+STACK_BIAS+7*8,O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1936
a61af66fc99e Initial load
duke
parents:
diff changeset
1937 //-----------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1938 bind(null_or_fail); // nulls are less common but OK
a61af66fc99e Initial load
duke
parents:
diff changeset
1939 br_null(O0_obj, false, pt, succeed);
a61af66fc99e Initial load
duke
parents:
diff changeset
1940 delayed()->wrccr( O5_save_flags ); // Restore CCR's
a61af66fc99e Initial load
duke
parents:
diff changeset
1941
a61af66fc99e Initial load
duke
parents:
diff changeset
1942 //-----------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1943 // report failure:
a61af66fc99e Initial load
duke
parents:
diff changeset
1944 bind(fail);
a61af66fc99e Initial load
duke
parents:
diff changeset
1945 _verify_oop_implicit_branch[2] = pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1946
a61af66fc99e Initial load
duke
parents:
diff changeset
1947 wrccr( O5_save_flags ); // Restore CCR's
a61af66fc99e Initial load
duke
parents:
diff changeset
1948
a61af66fc99e Initial load
duke
parents:
diff changeset
1949 save_frame(::round_to(sizeof(RegistersForDebugging) / BytesPerWord, 2));
a61af66fc99e Initial load
duke
parents:
diff changeset
1950
a61af66fc99e Initial load
duke
parents:
diff changeset
1951 // stop_subroutine expects message pointer in I1.
a61af66fc99e Initial load
duke
parents:
diff changeset
1952 mov(I1, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1953
a61af66fc99e Initial load
duke
parents:
diff changeset
1954 // Restore prior 64-bit registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1955 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+0*8,I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1956 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+1*8,I1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1957 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+2*8,I2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1958 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+3*8,I3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1959 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+4*8,I4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1960 ldx(FP,frame::register_save_words*wordSize+STACK_BIAS+5*8,I5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1961
a61af66fc99e Initial load
duke
parents:
diff changeset
1962 // factor long stop-sequence into subroutine to save space
a61af66fc99e Initial load
duke
parents:
diff changeset
1963 assert(StubRoutines::Sparc::stop_subroutine_entry_address(), "hasn't been generated yet");
a61af66fc99e Initial load
duke
parents:
diff changeset
1964
a61af66fc99e Initial load
duke
parents:
diff changeset
1965 // call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1966 AddressLiteral al(StubRoutines::Sparc::stop_subroutine_entry_address());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1967 load_ptr_contents(al, O5);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1968 jmpl(O5, 0, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1969 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1970 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1971
a61af66fc99e Initial load
duke
parents:
diff changeset
1972
a61af66fc99e Initial load
duke
parents:
diff changeset
1973 void MacroAssembler::stop(const char* msg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1974 // save frame first to get O7 for return address
a61af66fc99e Initial load
duke
parents:
diff changeset
1975 // add one word to size in case struct is odd number of words long
a61af66fc99e Initial load
duke
parents:
diff changeset
1976 // It must be doubleword-aligned for storing doubles into it.
a61af66fc99e Initial load
duke
parents:
diff changeset
1977
a61af66fc99e Initial load
duke
parents:
diff changeset
1978 save_frame(::round_to(sizeof(RegistersForDebugging) / BytesPerWord, 2));
a61af66fc99e Initial load
duke
parents:
diff changeset
1979
a61af66fc99e Initial load
duke
parents:
diff changeset
1980 // stop_subroutine expects message pointer in I1.
3898
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
1981 // Size of set() should stay the same
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
1982 patchable_set((intptr_t)msg, O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1983
a61af66fc99e Initial load
duke
parents:
diff changeset
1984 // factor long stop-sequence into subroutine to save space
a61af66fc99e Initial load
duke
parents:
diff changeset
1985 assert(StubRoutines::Sparc::stop_subroutine_entry_address(), "hasn't been generated yet");
a61af66fc99e Initial load
duke
parents:
diff changeset
1986
a61af66fc99e Initial load
duke
parents:
diff changeset
1987 // call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1988 AddressLiteral a(StubRoutines::Sparc::stop_subroutine_entry_address());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1989 load_ptr_contents(a, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1990 jmpl(O5, 0, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
1991 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1992
a61af66fc99e Initial load
duke
parents:
diff changeset
1993 breakpoint_trap(); // make stop actually stop rather than writing
a61af66fc99e Initial load
duke
parents:
diff changeset
1994 // unnoticeable results in the output files.
a61af66fc99e Initial load
duke
parents:
diff changeset
1995
a61af66fc99e Initial load
duke
parents:
diff changeset
1996 // restore(); done in callee to save space!
a61af66fc99e Initial load
duke
parents:
diff changeset
1997 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1998
a61af66fc99e Initial load
duke
parents:
diff changeset
1999
a61af66fc99e Initial load
duke
parents:
diff changeset
2000 void MacroAssembler::warn(const char* msg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2001 save_frame(::round_to(sizeof(RegistersForDebugging) / BytesPerWord, 2));
a61af66fc99e Initial load
duke
parents:
diff changeset
2002 RegistersForDebugging::save_registers(this);
a61af66fc99e Initial load
duke
parents:
diff changeset
2003 mov(O0, L0);
3898
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
2004 // Size of set() should stay the same
a64d352d1118 7085137: -XX:+VerifyOops is broken
kvn
parents: 3892
diff changeset
2005 patchable_set((intptr_t)msg, O0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2006 call( CAST_FROM_FN_PTR(address, warning) );
a61af66fc99e Initial load
duke
parents:
diff changeset
2007 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2008 // ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
2009 // delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2010 RegistersForDebugging::restore_registers(this, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2011 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2012 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2013
a61af66fc99e Initial load
duke
parents:
diff changeset
2014
a61af66fc99e Initial load
duke
parents:
diff changeset
2015 void MacroAssembler::untested(const char* what) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2016 // We must be able to turn interactive prompting off
a61af66fc99e Initial load
duke
parents:
diff changeset
2017 // in order to run automated test scripts on the VM
a61af66fc99e Initial load
duke
parents:
diff changeset
2018 // Use the flag ShowMessageBoxOnError
a61af66fc99e Initial load
duke
parents:
diff changeset
2019
a61af66fc99e Initial load
duke
parents:
diff changeset
2020 char* b = new char[1024];
a61af66fc99e Initial load
duke
parents:
diff changeset
2021 sprintf(b, "untested: %s", what);
a61af66fc99e Initial load
duke
parents:
diff changeset
2022
a61af66fc99e Initial load
duke
parents:
diff changeset
2023 if ( ShowMessageBoxOnError ) stop(b);
a61af66fc99e Initial load
duke
parents:
diff changeset
2024 else warn(b);
a61af66fc99e Initial load
duke
parents:
diff changeset
2025 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2026
a61af66fc99e Initial load
duke
parents:
diff changeset
2027
a61af66fc99e Initial load
duke
parents:
diff changeset
2028 void MacroAssembler::stop_subroutine() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2029 RegistersForDebugging::save_registers(this);
a61af66fc99e Initial load
duke
parents:
diff changeset
2030
a61af66fc99e Initial load
duke
parents:
diff changeset
2031 // for the sake of the debugger, stick a PC on the current frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 // (this assumes that the caller has performed an extra "save")
a61af66fc99e Initial load
duke
parents:
diff changeset
2033 mov(I7, L7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2034 add(O7, -7 * BytesPerInt, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2035
a61af66fc99e Initial load
duke
parents:
diff changeset
2036 save_frame(); // one more save to free up another O7 register
a61af66fc99e Initial load
duke
parents:
diff changeset
2037 mov(I0, O1); // addr of reg save area
a61af66fc99e Initial load
duke
parents:
diff changeset
2038
a61af66fc99e Initial load
duke
parents:
diff changeset
2039 // We expect pointer to message in I1. Caller must set it up in O1
a61af66fc99e Initial load
duke
parents:
diff changeset
2040 mov(I1, O0); // get msg
a61af66fc99e Initial load
duke
parents:
diff changeset
2041 call (CAST_FROM_FN_PTR(address, MacroAssembler::debug), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
2042 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2043
a61af66fc99e Initial load
duke
parents:
diff changeset
2044 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2045
a61af66fc99e Initial load
duke
parents:
diff changeset
2046 RegistersForDebugging::restore_registers(this, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2047
a61af66fc99e Initial load
duke
parents:
diff changeset
2048 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2049 call(CAST_FROM_FN_PTR(address,breakpoint));
a61af66fc99e Initial load
duke
parents:
diff changeset
2050 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2051 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2052
a61af66fc99e Initial load
duke
parents:
diff changeset
2053 mov(L7, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2054 retl();
a61af66fc99e Initial load
duke
parents:
diff changeset
2055 delayed()->restore(); // see stop above
a61af66fc99e Initial load
duke
parents:
diff changeset
2056 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2057
a61af66fc99e Initial load
duke
parents:
diff changeset
2058
a61af66fc99e Initial load
duke
parents:
diff changeset
2059 void MacroAssembler::debug(char* msg, RegistersForDebugging* regs) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2060 if ( ShowMessageBoxOnError ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2061 JavaThreadState saved_state = JavaThread::current()->thread_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
2062 JavaThread::current()->set_thread_state(_thread_in_vm);
a61af66fc99e Initial load
duke
parents:
diff changeset
2063 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2064 // In order to get locks work, we need to fake a in_VM state
a61af66fc99e Initial load
duke
parents:
diff changeset
2065 ttyLocker ttyl;
a61af66fc99e Initial load
duke
parents:
diff changeset
2066 ::tty->print_cr("EXECUTION STOPPED: %s\n", msg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2067 if (CountBytecodes || TraceBytecodes || StopInterpreterAt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2068 ::tty->print_cr("Interpreter::bytecode_counter = %d", BytecodeCounter::counter_value());
a61af66fc99e Initial load
duke
parents:
diff changeset
2069 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2070 if (os::message_box(msg, "Execution stopped, print registers?"))
a61af66fc99e Initial load
duke
parents:
diff changeset
2071 regs->print(::tty);
a61af66fc99e Initial load
duke
parents:
diff changeset
2072 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2073 ThreadStateTransition::transition(JavaThread::current(), _thread_in_vm, saved_state);
a61af66fc99e Initial load
duke
parents:
diff changeset
2074 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2075 else
a61af66fc99e Initial load
duke
parents:
diff changeset
2076 ::tty->print_cr("=============== DEBUG MESSAGE: %s ================\n", msg);
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
2077 assert(false, err_msg("DEBUG MESSAGE: %s", msg));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2078 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2079
a61af66fc99e Initial load
duke
parents:
diff changeset
2080
a61af66fc99e Initial load
duke
parents:
diff changeset
2081 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
2082 void MacroAssembler::test() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2083 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2084
a61af66fc99e Initial load
duke
parents:
diff changeset
2085 CodeBuffer cb("test", 10000, 10000);
a61af66fc99e Initial load
duke
parents:
diff changeset
2086 MacroAssembler* a = new MacroAssembler(&cb);
a61af66fc99e Initial load
duke
parents:
diff changeset
2087 VM_Version::allow_all();
a61af66fc99e Initial load
duke
parents:
diff changeset
2088 a->test_v9();
a61af66fc99e Initial load
duke
parents:
diff changeset
2089 a->test_v8_onlys();
a61af66fc99e Initial load
duke
parents:
diff changeset
2090 VM_Version::revert();
a61af66fc99e Initial load
duke
parents:
diff changeset
2091
a61af66fc99e Initial load
duke
parents:
diff changeset
2092 StubRoutines::Sparc::test_stop_entry()();
a61af66fc99e Initial load
duke
parents:
diff changeset
2093 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2094 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2095
a61af66fc99e Initial load
duke
parents:
diff changeset
2096
a61af66fc99e Initial load
duke
parents:
diff changeset
2097 void MacroAssembler::calc_mem_param_words(Register Rparam_words, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2098 subcc( Rparam_words, Argument::n_register_parameters, Rresult); // how many mem words?
a61af66fc99e Initial load
duke
parents:
diff changeset
2099 Label no_extras;
a61af66fc99e Initial load
duke
parents:
diff changeset
2100 br( negative, true, pt, no_extras ); // if neg, clear reg
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2101 delayed()->set(0, Rresult); // annuled, so only if taken
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2102 bind( no_extras );
a61af66fc99e Initial load
duke
parents:
diff changeset
2103 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2104
a61af66fc99e Initial load
duke
parents:
diff changeset
2105
a61af66fc99e Initial load
duke
parents:
diff changeset
2106 void MacroAssembler::calc_frame_size(Register Rextra_words, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2107 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2108 add(Rextra_words, frame::memory_parameter_word_sp_offset, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2109 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2110 add(Rextra_words, frame::memory_parameter_word_sp_offset + 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2111 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2112 bclr(1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2113 sll(Rresult, LogBytesPerWord, Rresult); // Rresult has total frame bytes
a61af66fc99e Initial load
duke
parents:
diff changeset
2114 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2115
a61af66fc99e Initial load
duke
parents:
diff changeset
2116
a61af66fc99e Initial load
duke
parents:
diff changeset
2117 void MacroAssembler::calc_frame_size_and_save(Register Rextra_words, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2118 calc_frame_size(Rextra_words, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2119 neg(Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2120 save(SP, Rresult, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
2121 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2122
a61af66fc99e Initial load
duke
parents:
diff changeset
2123
a61af66fc99e Initial load
duke
parents:
diff changeset
2124 // ---------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2125 Assembler::RCondition cond2rcond(Assembler::Condition c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2126 switch (c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2127 /*case zero: */
a61af66fc99e Initial load
duke
parents:
diff changeset
2128 case Assembler::equal: return Assembler::rc_z;
a61af66fc99e Initial load
duke
parents:
diff changeset
2129 case Assembler::lessEqual: return Assembler::rc_lez;
a61af66fc99e Initial load
duke
parents:
diff changeset
2130 case Assembler::less: return Assembler::rc_lz;
a61af66fc99e Initial load
duke
parents:
diff changeset
2131 /*case notZero:*/
a61af66fc99e Initial load
duke
parents:
diff changeset
2132 case Assembler::notEqual: return Assembler::rc_nz;
a61af66fc99e Initial load
duke
parents:
diff changeset
2133 case Assembler::greater: return Assembler::rc_gz;
a61af66fc99e Initial load
duke
parents:
diff changeset
2134 case Assembler::greaterEqual: return Assembler::rc_gez;
a61af66fc99e Initial load
duke
parents:
diff changeset
2135 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2136 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
2137 return Assembler::rc_z;
a61af66fc99e Initial load
duke
parents:
diff changeset
2138 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2139
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2140 // compares (32 bit) register with zero and branches. NOT FOR USE WITH 64-bit POINTERS
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2141 void MacroAssembler::cmp_zero_and_br(Condition c, Register s1, Label& L, bool a, Predict p) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2142 tst(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2143 br (c, a, p, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2144 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2145
a61af66fc99e Initial load
duke
parents:
diff changeset
2146 // Compares a pointer register with zero and branches on null.
a61af66fc99e Initial load
duke
parents:
diff changeset
2147 // Does a test & branch on 32-bit systems and a register-branch on 64-bit.
a61af66fc99e Initial load
duke
parents:
diff changeset
2148 void MacroAssembler::br_null( Register s1, bool a, Predict p, Label& L ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2149 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
2150 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2151 bpr( rc_z, a, p, s1, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2152 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2153 tst(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2154 br ( zero, a, p, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2155 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2156 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2157
a61af66fc99e Initial load
duke
parents:
diff changeset
2158 void MacroAssembler::br_notnull( Register s1, bool a, Predict p, Label& L ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2159 assert_not_delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
2160 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2161 bpr( rc_nz, a, p, s1, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2163 tst(s1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2164 br ( notZero, a, p, L );
a61af66fc99e Initial load
duke
parents:
diff changeset
2165 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2166 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2167
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2168 // Compare registers and branch with nop in delay slot or cbcond without delay slot.
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2169
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2170 // Compare integer (32 bit) values (icc only).
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2171 void MacroAssembler::cmp_and_br_short(Register s1, Register s2, Condition c,
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2172 Predict p, Label& L) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2173 assert_not_delayed();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2174 if (use_cbcond(L)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2175 Assembler::cbcond(c, icc, s1, s2, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2176 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2177 cmp(s1, s2);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2178 br(c, false, p, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2179 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2180 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2181 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2182
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2183 // Compare integer (32 bit) values (icc only).
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2184 void MacroAssembler::cmp_and_br_short(Register s1, int simm13a, Condition c,
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2185 Predict p, Label& L) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2186 assert_not_delayed();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2187 if (is_simm(simm13a,5) && use_cbcond(L)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2188 Assembler::cbcond(c, icc, s1, simm13a, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2189 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2190 cmp(s1, simm13a);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2191 br(c, false, p, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2192 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2193 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2194 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2195
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2196 // Branch that tests xcc in LP64 and icc in !LP64
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2197 void MacroAssembler::cmp_and_brx_short(Register s1, Register s2, Condition c,
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2198 Predict p, Label& L) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2199 assert_not_delayed();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2200 if (use_cbcond(L)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2201 Assembler::cbcond(c, ptr_cc, s1, s2, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2202 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2203 cmp(s1, s2);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2204 brx(c, false, p, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2205 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2206 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2207 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2208
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2209 // Branch that tests xcc in LP64 and icc in !LP64
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2210 void MacroAssembler::cmp_and_brx_short(Register s1, int simm13a, Condition c,
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2211 Predict p, Label& L) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2212 assert_not_delayed();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2213 if (is_simm(simm13a,5) && use_cbcond(L)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2214 Assembler::cbcond(c, ptr_cc, s1, simm13a, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2215 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2216 cmp(s1, simm13a);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2217 brx(c, false, p, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2218 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2219 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2220 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2221
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2222 // Short branch version for compares a pointer with zero.
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2223
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2224 void MacroAssembler::br_null_short(Register s1, Predict p, Label& L) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2225 assert_not_delayed();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2226 if (use_cbcond(L)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2227 Assembler::cbcond(zero, ptr_cc, s1, 0, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2228 return;
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2229 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2230 br_null(s1, false, p, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2231 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2232 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2233
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2234 void MacroAssembler::br_notnull_short(Register s1, Predict p, Label& L) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2235 assert_not_delayed();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2236 if (use_cbcond(L)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2237 Assembler::cbcond(notZero, ptr_cc, s1, 0, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2238 return;
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2239 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2240 br_notnull(s1, false, p, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2241 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2242 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2243
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2244 // Unconditional short branch
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2245 void MacroAssembler::ba_short(Label& L) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2246 if (use_cbcond(L)) {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2247 Assembler::cbcond(equal, icc, G0, G0, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2248 return;
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2249 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2250 br(always, false, pt, L);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2251 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2252 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2253
a61af66fc99e Initial load
duke
parents:
diff changeset
2254 // instruction sequences factored across compiler & interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
2255
a61af66fc99e Initial load
duke
parents:
diff changeset
2256
a61af66fc99e Initial load
duke
parents:
diff changeset
2257 void MacroAssembler::lcmp( Register Ra_hi, Register Ra_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2258 Register Rb_hi, Register Rb_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2260
a61af66fc99e Initial load
duke
parents:
diff changeset
2261 Label check_low_parts, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2262
a61af66fc99e Initial load
duke
parents:
diff changeset
2263 cmp(Ra_hi, Rb_hi ); // compare hi parts
a61af66fc99e Initial load
duke
parents:
diff changeset
2264 br(equal, true, pt, check_low_parts);
a61af66fc99e Initial load
duke
parents:
diff changeset
2265 delayed()->cmp(Ra_low, Rb_low); // test low parts
a61af66fc99e Initial load
duke
parents:
diff changeset
2266
a61af66fc99e Initial load
duke
parents:
diff changeset
2267 // And, with an unsigned comparison, it does not matter if the numbers
a61af66fc99e Initial load
duke
parents:
diff changeset
2268 // are negative or not.
a61af66fc99e Initial load
duke
parents:
diff changeset
2269 // E.g., -2 cmp -1: the low parts are 0xfffffffe and 0xffffffff.
a61af66fc99e Initial load
duke
parents:
diff changeset
2270 // The second one is bigger (unsignedly).
a61af66fc99e Initial load
duke
parents:
diff changeset
2271
a61af66fc99e Initial load
duke
parents:
diff changeset
2272 // Other notes: The first move in each triplet can be unconditional
a61af66fc99e Initial load
duke
parents:
diff changeset
2273 // (and therefore probably prefetchable).
a61af66fc99e Initial load
duke
parents:
diff changeset
2274 // And the equals case for the high part does not need testing,
a61af66fc99e Initial load
duke
parents:
diff changeset
2275 // since that triplet is reached only after finding the high halves differ.
a61af66fc99e Initial load
duke
parents:
diff changeset
2276
a61af66fc99e Initial load
duke
parents:
diff changeset
2277 if (VM_Version::v9_instructions_work()) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2278 mov(-1, Rresult);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2279 ba(done); delayed()-> movcc(greater, false, icc, 1, Rresult);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2280 } else {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2281 br(less, true, pt, done); delayed()-> set(-1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2282 br(greater, true, pt, done); delayed()-> set( 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2283 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2284
a61af66fc99e Initial load
duke
parents:
diff changeset
2285 bind( check_low_parts );
a61af66fc99e Initial load
duke
parents:
diff changeset
2286
a61af66fc99e Initial load
duke
parents:
diff changeset
2287 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2288 mov( -1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2289 movcc(equal, false, icc, 0, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2290 movcc(greaterUnsigned, false, icc, 1, Rresult);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2291 } else {
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2292 set(-1, Rresult);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2293 br(equal, true, pt, done); delayed()->set( 0, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2294 br(greaterUnsigned, true, pt, done); delayed()->set( 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2295 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2296 bind( done );
a61af66fc99e Initial load
duke
parents:
diff changeset
2297 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2298
a61af66fc99e Initial load
duke
parents:
diff changeset
2299 void MacroAssembler::lneg( Register Rhi, Register Rlow ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2300 subcc( G0, Rlow, Rlow );
a61af66fc99e Initial load
duke
parents:
diff changeset
2301 subc( G0, Rhi, Rhi );
a61af66fc99e Initial load
duke
parents:
diff changeset
2302 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2303
a61af66fc99e Initial load
duke
parents:
diff changeset
2304 void MacroAssembler::lshl( Register Rin_high, Register Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 Register Rcount,
a61af66fc99e Initial load
duke
parents:
diff changeset
2306 Register Rout_high, Register Rout_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2307 Register Rtemp ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2308
a61af66fc99e Initial load
duke
parents:
diff changeset
2309
a61af66fc99e Initial load
duke
parents:
diff changeset
2310 Register Ralt_count = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2311 Register Rxfer_bits = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2312
a61af66fc99e Initial load
duke
parents:
diff changeset
2313 assert( Ralt_count != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2314 && Ralt_count != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2315 && Ralt_count != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2316 && Rxfer_bits != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 && Rxfer_bits != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2318 && Rxfer_bits != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2319 && Rxfer_bits != Rout_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2320 && Rout_low != Rin_high,
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 "register alias checks");
a61af66fc99e Initial load
duke
parents:
diff changeset
2322
a61af66fc99e Initial load
duke
parents:
diff changeset
2323 Label big_shift, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2324
a61af66fc99e Initial load
duke
parents:
diff changeset
2325 // This code can be optimized to use the 64 bit shifts in V9.
a61af66fc99e Initial load
duke
parents:
diff changeset
2326 // Here we use the 32 bit shifts.
a61af66fc99e Initial load
duke
parents:
diff changeset
2327
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2328 and3( Rcount, 0x3f, Rcount); // take least significant 6 bits
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2329 subcc(Rcount, 31, Ralt_count);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2330 br(greater, true, pn, big_shift);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2331 delayed()->dec(Ralt_count);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2332
a61af66fc99e Initial load
duke
parents:
diff changeset
2333 // shift < 32 bits, Ralt_count = Rcount-31
a61af66fc99e Initial load
duke
parents:
diff changeset
2334
a61af66fc99e Initial load
duke
parents:
diff changeset
2335 // We get the transfer bits by shifting right by 32-count the low
a61af66fc99e Initial load
duke
parents:
diff changeset
2336 // register. This is done by shifting right by 31-count and then by one
a61af66fc99e Initial load
duke
parents:
diff changeset
2337 // more to take care of the special (rare) case where count is zero
a61af66fc99e Initial load
duke
parents:
diff changeset
2338 // (shifting by 32 would not work).
a61af66fc99e Initial load
duke
parents:
diff changeset
2339
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2340 neg(Ralt_count);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2341
a61af66fc99e Initial load
duke
parents:
diff changeset
2342 // The order of the next two instructions is critical in the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
2343 // Rin and Rout are the same and should not be reversed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2344
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2345 srl(Rin_low, Ralt_count, Rxfer_bits); // shift right by 31-count
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2346 if (Rcount != Rout_low) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2347 sll(Rin_low, Rcount, Rout_low); // low half
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2348 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2349 sll(Rin_high, Rcount, Rout_high);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2350 if (Rcount == Rout_low) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2351 sll(Rin_low, Rcount, Rout_low); // low half
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2352 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2353 srl(Rxfer_bits, 1, Rxfer_bits ); // shift right by one more
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2354 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2355 delayed()->or3(Rout_high, Rxfer_bits, Rout_high); // new hi value: or in shifted old hi part and xfer from low
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2356
a61af66fc99e Initial load
duke
parents:
diff changeset
2357 // shift >= 32 bits, Ralt_count = Rcount-32
a61af66fc99e Initial load
duke
parents:
diff changeset
2358 bind(big_shift);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2359 sll(Rin_low, Ralt_count, Rout_high );
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2360 clr(Rout_low);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2361
a61af66fc99e Initial load
duke
parents:
diff changeset
2362 bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2363 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2364
a61af66fc99e Initial load
duke
parents:
diff changeset
2365
a61af66fc99e Initial load
duke
parents:
diff changeset
2366 void MacroAssembler::lshr( Register Rin_high, Register Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2367 Register Rcount,
a61af66fc99e Initial load
duke
parents:
diff changeset
2368 Register Rout_high, Register Rout_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2369 Register Rtemp ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2370
a61af66fc99e Initial load
duke
parents:
diff changeset
2371 Register Ralt_count = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2372 Register Rxfer_bits = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2373
a61af66fc99e Initial load
duke
parents:
diff changeset
2374 assert( Ralt_count != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2375 && Ralt_count != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2376 && Ralt_count != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2377 && Rxfer_bits != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2378 && Rxfer_bits != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2379 && Rxfer_bits != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2380 && Rxfer_bits != Rout_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2381 && Rout_high != Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2382 "register alias checks");
a61af66fc99e Initial load
duke
parents:
diff changeset
2383
a61af66fc99e Initial load
duke
parents:
diff changeset
2384 Label big_shift, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2385
a61af66fc99e Initial load
duke
parents:
diff changeset
2386 // This code can be optimized to use the 64 bit shifts in V9.
a61af66fc99e Initial load
duke
parents:
diff changeset
2387 // Here we use the 32 bit shifts.
a61af66fc99e Initial load
duke
parents:
diff changeset
2388
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2389 and3( Rcount, 0x3f, Rcount); // take least significant 6 bits
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2390 subcc(Rcount, 31, Ralt_count);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2391 br(greater, true, pn, big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2392 delayed()->dec(Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2393
a61af66fc99e Initial load
duke
parents:
diff changeset
2394 // shift < 32 bits, Ralt_count = Rcount-31
a61af66fc99e Initial load
duke
parents:
diff changeset
2395
a61af66fc99e Initial load
duke
parents:
diff changeset
2396 // We get the transfer bits by shifting left by 32-count the high
a61af66fc99e Initial load
duke
parents:
diff changeset
2397 // register. This is done by shifting left by 31-count and then by one
a61af66fc99e Initial load
duke
parents:
diff changeset
2398 // more to take care of the special (rare) case where count is zero
a61af66fc99e Initial load
duke
parents:
diff changeset
2399 // (shifting by 32 would not work).
a61af66fc99e Initial load
duke
parents:
diff changeset
2400
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2401 neg(Ralt_count);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2402 if (Rcount != Rout_low) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2403 srl(Rin_low, Rcount, Rout_low);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2404 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2405
a61af66fc99e Initial load
duke
parents:
diff changeset
2406 // The order of the next two instructions is critical in the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
2407 // Rin and Rout are the same and should not be reversed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2408
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2409 sll(Rin_high, Ralt_count, Rxfer_bits); // shift left by 31-count
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2410 sra(Rin_high, Rcount, Rout_high ); // high half
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2411 sll(Rxfer_bits, 1, Rxfer_bits); // shift left by one more
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2412 if (Rcount == Rout_low) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2413 srl(Rin_low, Rcount, Rout_low);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2414 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2415 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2416 delayed()->or3(Rout_low, Rxfer_bits, Rout_low); // new low value: or shifted old low part and xfer from high
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2417
a61af66fc99e Initial load
duke
parents:
diff changeset
2418 // shift >= 32 bits, Ralt_count = Rcount-32
a61af66fc99e Initial load
duke
parents:
diff changeset
2419 bind(big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2420
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2421 sra(Rin_high, Ralt_count, Rout_low);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2422 sra(Rin_high, 31, Rout_high); // sign into hi
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2423
a61af66fc99e Initial load
duke
parents:
diff changeset
2424 bind( done );
a61af66fc99e Initial load
duke
parents:
diff changeset
2425 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2426
a61af66fc99e Initial load
duke
parents:
diff changeset
2427
a61af66fc99e Initial load
duke
parents:
diff changeset
2428
a61af66fc99e Initial load
duke
parents:
diff changeset
2429 void MacroAssembler::lushr( Register Rin_high, Register Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2430 Register Rcount,
a61af66fc99e Initial load
duke
parents:
diff changeset
2431 Register Rout_high, Register Rout_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2432 Register Rtemp ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2433
a61af66fc99e Initial load
duke
parents:
diff changeset
2434 Register Ralt_count = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2435 Register Rxfer_bits = Rtemp;
a61af66fc99e Initial load
duke
parents:
diff changeset
2436
a61af66fc99e Initial load
duke
parents:
diff changeset
2437 assert( Ralt_count != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2438 && Ralt_count != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2439 && Ralt_count != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2440 && Rxfer_bits != Rin_low
a61af66fc99e Initial load
duke
parents:
diff changeset
2441 && Rxfer_bits != Rin_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2442 && Rxfer_bits != Rcount
a61af66fc99e Initial load
duke
parents:
diff changeset
2443 && Rxfer_bits != Rout_high
a61af66fc99e Initial load
duke
parents:
diff changeset
2444 && Rout_high != Rin_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
2445 "register alias checks");
a61af66fc99e Initial load
duke
parents:
diff changeset
2446
a61af66fc99e Initial load
duke
parents:
diff changeset
2447 Label big_shift, done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2448
a61af66fc99e Initial load
duke
parents:
diff changeset
2449 // This code can be optimized to use the 64 bit shifts in V9.
a61af66fc99e Initial load
duke
parents:
diff changeset
2450 // Here we use the 32 bit shifts.
a61af66fc99e Initial load
duke
parents:
diff changeset
2451
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2452 and3( Rcount, 0x3f, Rcount); // take least significant 6 bits
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2453 subcc(Rcount, 31, Ralt_count);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2454 br(greater, true, pn, big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2455 delayed()->dec(Ralt_count);
a61af66fc99e Initial load
duke
parents:
diff changeset
2456
a61af66fc99e Initial load
duke
parents:
diff changeset
2457 // shift < 32 bits, Ralt_count = Rcount-31
a61af66fc99e Initial load
duke
parents:
diff changeset
2458
a61af66fc99e Initial load
duke
parents:
diff changeset
2459 // We get the transfer bits by shifting left by 32-count the high
a61af66fc99e Initial load
duke
parents:
diff changeset
2460 // register. This is done by shifting left by 31-count and then by one
a61af66fc99e Initial load
duke
parents:
diff changeset
2461 // more to take care of the special (rare) case where count is zero
a61af66fc99e Initial load
duke
parents:
diff changeset
2462 // (shifting by 32 would not work).
a61af66fc99e Initial load
duke
parents:
diff changeset
2463
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2464 neg(Ralt_count);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2465 if (Rcount != Rout_low) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2466 srl(Rin_low, Rcount, Rout_low);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2467 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2468
a61af66fc99e Initial load
duke
parents:
diff changeset
2469 // The order of the next two instructions is critical in the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
2470 // Rin and Rout are the same and should not be reversed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2471
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2472 sll(Rin_high, Ralt_count, Rxfer_bits); // shift left by 31-count
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2473 srl(Rin_high, Rcount, Rout_high ); // high half
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2474 sll(Rxfer_bits, 1, Rxfer_bits); // shift left by one more
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2475 if (Rcount == Rout_low) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2476 srl(Rin_low, Rcount, Rout_low);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2477 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2478 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2479 delayed()->or3(Rout_low, Rxfer_bits, Rout_low); // new low value: or shifted old low part and xfer from high
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2480
a61af66fc99e Initial load
duke
parents:
diff changeset
2481 // shift >= 32 bits, Ralt_count = Rcount-32
a61af66fc99e Initial load
duke
parents:
diff changeset
2482 bind(big_shift);
a61af66fc99e Initial load
duke
parents:
diff changeset
2483
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2484 srl(Rin_high, Ralt_count, Rout_low);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2485 clr(Rout_high);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2486
a61af66fc99e Initial load
duke
parents:
diff changeset
2487 bind( done );
a61af66fc99e Initial load
duke
parents:
diff changeset
2488 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2489
a61af66fc99e Initial load
duke
parents:
diff changeset
2490 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2491 void MacroAssembler::lcmp( Register Ra, Register Rb, Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2492 cmp(Ra, Rb);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2493 mov(-1, Rresult);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2494 movcc(equal, false, xcc, 0, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2495 movcc(greater, false, xcc, 1, Rresult);
a61af66fc99e Initial load
duke
parents:
diff changeset
2496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2497 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2498
a61af66fc99e Initial load
duke
parents:
diff changeset
2499
2258
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2500 void MacroAssembler::load_sized_value(Address src, Register dst, size_t size_in_bytes, bool is_signed) {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2501 switch (size_in_bytes) {
2258
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2502 case 8: ld_long(src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2503 case 4: ld( src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2504 case 2: is_signed ? ldsh(src, dst) : lduh(src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2505 case 1: is_signed ? ldsb(src, dst) : ldub(src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2506 default: ShouldNotReachHere();
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2507 }
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2508 }
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2509
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2510 void MacroAssembler::store_sized_value(Register src, Address dst, size_t size_in_bytes) {
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2511 switch (size_in_bytes) {
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2512 case 8: st_long(src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2513 case 4: st( src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2514 case 2: sth( src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2515 case 1: stb( src, dst); break;
28bf941f445e 7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents: 2127
diff changeset
2516 default: ShouldNotReachHere();
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2517 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2518 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2519
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2520
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2521 void MacroAssembler::float_cmp( bool is_float, int unordered_result,
a61af66fc99e Initial load
duke
parents:
diff changeset
2522 FloatRegister Fa, FloatRegister Fb,
a61af66fc99e Initial load
duke
parents:
diff changeset
2523 Register Rresult) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2524
a61af66fc99e Initial load
duke
parents:
diff changeset
2525 fcmp(is_float ? FloatRegisterImpl::S : FloatRegisterImpl::D, fcc0, Fa, Fb);
a61af66fc99e Initial load
duke
parents:
diff changeset
2526
a61af66fc99e Initial load
duke
parents:
diff changeset
2527 Condition lt = unordered_result == -1 ? f_unorderedOrLess : f_less;
a61af66fc99e Initial load
duke
parents:
diff changeset
2528 Condition eq = f_equal;
a61af66fc99e Initial load
duke
parents:
diff changeset
2529 Condition gt = unordered_result == 1 ? f_unorderedOrGreater : f_greater;
a61af66fc99e Initial load
duke
parents:
diff changeset
2530
a61af66fc99e Initial load
duke
parents:
diff changeset
2531 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2532
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2533 mov(-1, Rresult);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2534 movcc(eq, true, fcc0, 0, Rresult);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2535 movcc(gt, true, fcc0, 1, Rresult);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2536
a61af66fc99e Initial load
duke
parents:
diff changeset
2537 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2538 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2539
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2540 set( -1, Rresult );
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2541 //fb(lt, true, pn, done); delayed()->set( -1, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2542 fb( eq, true, pn, done); delayed()->set( 0, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2543 fb( gt, true, pn, done); delayed()->set( 1, Rresult );
a61af66fc99e Initial load
duke
parents:
diff changeset
2544
a61af66fc99e Initial load
duke
parents:
diff changeset
2545 bind (done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2546 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2547 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2548
a61af66fc99e Initial load
duke
parents:
diff changeset
2549
a61af66fc99e Initial load
duke
parents:
diff changeset
2550 void MacroAssembler::fneg( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d)
a61af66fc99e Initial load
duke
parents:
diff changeset
2551 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2552 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2553 Assembler::fneg(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2554 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2555 if (w == FloatRegisterImpl::S) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2556 Assembler::fneg(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2557 } else if (w == FloatRegisterImpl::D) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2558 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2559 assert(((s->encoding(FloatRegisterImpl::D) & 1) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2560 ((d->encoding(FloatRegisterImpl::D) & 1) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2561
a61af66fc99e Initial load
duke
parents:
diff changeset
2562 Assembler::fneg(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2563 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2564 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2565 assert(w == FloatRegisterImpl::Q, "Invalid float register width");
a61af66fc99e Initial load
duke
parents:
diff changeset
2566
a61af66fc99e Initial load
duke
parents:
diff changeset
2567 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2568 assert(((s->encoding(FloatRegisterImpl::D) & 3) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2569 ((d->encoding(FloatRegisterImpl::D) & 3) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2570
a61af66fc99e Initial load
duke
parents:
diff changeset
2571 Assembler::fneg(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2572 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2573 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor(), d->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2574 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor()->successor(), d->successor()->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2575 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2576 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2577 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2578
a61af66fc99e Initial load
duke
parents:
diff changeset
2579 void MacroAssembler::fmov( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d)
a61af66fc99e Initial load
duke
parents:
diff changeset
2580 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2581 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2582 Assembler::fmov(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2583 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2584 if (w == FloatRegisterImpl::S) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2585 Assembler::fmov(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2586 } else if (w == FloatRegisterImpl::D) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2587 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2588 assert(((s->encoding(FloatRegisterImpl::D) & 1) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2589 ((d->encoding(FloatRegisterImpl::D) & 1) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2590
a61af66fc99e Initial load
duke
parents:
diff changeset
2591 Assembler::fmov(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2592 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2593 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2594 assert(w == FloatRegisterImpl::Q, "Invalid float register width");
a61af66fc99e Initial load
duke
parents:
diff changeset
2595
a61af66fc99e Initial load
duke
parents:
diff changeset
2596 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2597 assert(((s->encoding(FloatRegisterImpl::D) & 3) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2598 ((d->encoding(FloatRegisterImpl::D) & 3) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2599
a61af66fc99e Initial load
duke
parents:
diff changeset
2600 Assembler::fmov(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2601 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2602 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor(), d->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2603 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor()->successor(), d->successor()->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2604 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2605 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2606 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2607
a61af66fc99e Initial load
duke
parents:
diff changeset
2608 void MacroAssembler::fabs( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d)
a61af66fc99e Initial load
duke
parents:
diff changeset
2609 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2610 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2611 Assembler::fabs(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2612 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2613 if (w == FloatRegisterImpl::S) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2614 Assembler::fabs(w, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2615 } else if (w == FloatRegisterImpl::D) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2616 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2617 assert(((s->encoding(FloatRegisterImpl::D) & 1) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2618 ((d->encoding(FloatRegisterImpl::D) & 1) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2619
a61af66fc99e Initial load
duke
parents:
diff changeset
2620 Assembler::fabs(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2621 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2622 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2623 assert(w == FloatRegisterImpl::Q, "Invalid float register width");
a61af66fc99e Initial load
duke
parents:
diff changeset
2624
a61af66fc99e Initial load
duke
parents:
diff changeset
2625 // number() does a sanity check on the alignment.
a61af66fc99e Initial load
duke
parents:
diff changeset
2626 assert(((s->encoding(FloatRegisterImpl::D) & 3) == 0) &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2627 ((d->encoding(FloatRegisterImpl::D) & 3) == 0), "float register alignment check");
a61af66fc99e Initial load
duke
parents:
diff changeset
2628
a61af66fc99e Initial load
duke
parents:
diff changeset
2629 Assembler::fabs(FloatRegisterImpl::S, s, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
2630 Assembler::fmov(FloatRegisterImpl::S, s->successor(), d->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2631 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor(), d->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2632 Assembler::fmov(FloatRegisterImpl::S, s->successor()->successor()->successor(), d->successor()->successor()->successor());
a61af66fc99e Initial load
duke
parents:
diff changeset
2633 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2634 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2635 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2636
a61af66fc99e Initial load
duke
parents:
diff changeset
2637 void MacroAssembler::save_all_globals_into_locals() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2638 mov(G1,L1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2639 mov(G2,L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2640 mov(G3,L3);
a61af66fc99e Initial load
duke
parents:
diff changeset
2641 mov(G4,L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
2642 mov(G5,L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
2643 mov(G6,L6);
a61af66fc99e Initial load
duke
parents:
diff changeset
2644 mov(G7,L7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2645 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2646
a61af66fc99e Initial load
duke
parents:
diff changeset
2647 void MacroAssembler::restore_globals_from_locals() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2648 mov(L1,G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2649 mov(L2,G2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2650 mov(L3,G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
2651 mov(L4,G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
2652 mov(L5,G5);
a61af66fc99e Initial load
duke
parents:
diff changeset
2653 mov(L6,G6);
a61af66fc99e Initial load
duke
parents:
diff changeset
2654 mov(L7,G7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2655 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2656
a61af66fc99e Initial load
duke
parents:
diff changeset
2657 // Use for 64 bit operation.
a61af66fc99e Initial load
duke
parents:
diff changeset
2658 void MacroAssembler::casx_under_lock(Register top_ptr_reg, Register top_reg, Register ptr_reg, address lock_addr, bool use_call_vm)
a61af66fc99e Initial load
duke
parents:
diff changeset
2659 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2660 // store ptr_reg as the new top value
a61af66fc99e Initial load
duke
parents:
diff changeset
2661 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2662 casx(top_ptr_reg, top_reg, ptr_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2663 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2664 cas_under_lock(top_ptr_reg, top_reg, ptr_reg, lock_addr, use_call_vm);
a61af66fc99e Initial load
duke
parents:
diff changeset
2665 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2666 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2667
a61af66fc99e Initial load
duke
parents:
diff changeset
2668 // [RGV] This routine does not handle 64 bit operations.
a61af66fc99e Initial load
duke
parents:
diff changeset
2669 // use casx_under_lock() or casx directly!!!
a61af66fc99e Initial load
duke
parents:
diff changeset
2670 void MacroAssembler::cas_under_lock(Register top_ptr_reg, Register top_reg, Register ptr_reg, address lock_addr, bool use_call_vm)
a61af66fc99e Initial load
duke
parents:
diff changeset
2671 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2672 // store ptr_reg as the new top value
a61af66fc99e Initial load
duke
parents:
diff changeset
2673 if (VM_Version::v9_instructions_work()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2674 cas(top_ptr_reg, top_reg, ptr_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2675 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2676
a61af66fc99e Initial load
duke
parents:
diff changeset
2677 // If the register is not an out nor global, it is not visible
a61af66fc99e Initial load
duke
parents:
diff changeset
2678 // after the save. Allocate a register for it, save its
a61af66fc99e Initial load
duke
parents:
diff changeset
2679 // value in the register save area (the save may not flush
a61af66fc99e Initial load
duke
parents:
diff changeset
2680 // registers to the save area).
a61af66fc99e Initial load
duke
parents:
diff changeset
2681
a61af66fc99e Initial load
duke
parents:
diff changeset
2682 Register top_ptr_reg_after_save;
a61af66fc99e Initial load
duke
parents:
diff changeset
2683 Register top_reg_after_save;
a61af66fc99e Initial load
duke
parents:
diff changeset
2684 Register ptr_reg_after_save;
a61af66fc99e Initial load
duke
parents:
diff changeset
2685
a61af66fc99e Initial load
duke
parents:
diff changeset
2686 if (top_ptr_reg->is_out() || top_ptr_reg->is_global()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2687 top_ptr_reg_after_save = top_ptr_reg->after_save();
a61af66fc99e Initial load
duke
parents:
diff changeset
2688 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2689 Address reg_save_addr = top_ptr_reg->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
2690 top_ptr_reg_after_save = L0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2691 st(top_ptr_reg, reg_save_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
2692 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2693
a61af66fc99e Initial load
duke
parents:
diff changeset
2694 if (top_reg->is_out() || top_reg->is_global()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2695 top_reg_after_save = top_reg->after_save();
a61af66fc99e Initial load
duke
parents:
diff changeset
2696 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2697 Address reg_save_addr = top_reg->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
2698 top_reg_after_save = L1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2699 st(top_reg, reg_save_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
2700 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2701
a61af66fc99e Initial load
duke
parents:
diff changeset
2702 if (ptr_reg->is_out() || ptr_reg->is_global()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2703 ptr_reg_after_save = ptr_reg->after_save();
a61af66fc99e Initial load
duke
parents:
diff changeset
2704 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2705 Address reg_save_addr = ptr_reg->address_in_saved_window();
a61af66fc99e Initial load
duke
parents:
diff changeset
2706 ptr_reg_after_save = L2;
a61af66fc99e Initial load
duke
parents:
diff changeset
2707 st(ptr_reg, reg_save_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
2708 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2709
a61af66fc99e Initial load
duke
parents:
diff changeset
2710 const Register& lock_reg = L3;
a61af66fc99e Initial load
duke
parents:
diff changeset
2711 const Register& lock_ptr_reg = L4;
a61af66fc99e Initial load
duke
parents:
diff changeset
2712 const Register& value_reg = L5;
a61af66fc99e Initial load
duke
parents:
diff changeset
2713 const Register& yield_reg = L6;
a61af66fc99e Initial load
duke
parents:
diff changeset
2714 const Register& yieldall_reg = L7;
a61af66fc99e Initial load
duke
parents:
diff changeset
2715
a61af66fc99e Initial load
duke
parents:
diff changeset
2716 save_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
2717
a61af66fc99e Initial load
duke
parents:
diff changeset
2718 if (top_ptr_reg_after_save == L0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2719 ld(top_ptr_reg->address_in_saved_window().after_save(), top_ptr_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2720 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2721
a61af66fc99e Initial load
duke
parents:
diff changeset
2722 if (top_reg_after_save == L1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2723 ld(top_reg->address_in_saved_window().after_save(), top_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2724 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2725
a61af66fc99e Initial load
duke
parents:
diff changeset
2726 if (ptr_reg_after_save == L2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2727 ld(ptr_reg->address_in_saved_window().after_save(), ptr_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2728 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2729
a61af66fc99e Initial load
duke
parents:
diff changeset
2730 Label(retry_get_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2731 Label(not_same);
a61af66fc99e Initial load
duke
parents:
diff changeset
2732 Label(dont_yield);
a61af66fc99e Initial load
duke
parents:
diff changeset
2733
a61af66fc99e Initial load
duke
parents:
diff changeset
2734 assert(lock_addr, "lock_address should be non null for v8");
a61af66fc99e Initial load
duke
parents:
diff changeset
2735 set((intptr_t)lock_addr, lock_ptr_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2736 // Initialize yield counter
a61af66fc99e Initial load
duke
parents:
diff changeset
2737 mov(G0,yield_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2738 mov(G0, yieldall_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2739 set(StubRoutines::Sparc::locked, lock_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2740
a61af66fc99e Initial load
duke
parents:
diff changeset
2741 bind(retry_get_lock);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2742 cmp_and_br_short(yield_reg, V8AtomicOperationUnderLockSpinCount, Assembler::less, Assembler::pt, dont_yield);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2743
a61af66fc99e Initial load
duke
parents:
diff changeset
2744 if(use_call_vm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2745 Untested("Need to verify global reg consistancy");
a61af66fc99e Initial load
duke
parents:
diff changeset
2746 call_VM(noreg, CAST_FROM_FN_PTR(address, SharedRuntime::yield_all), yieldall_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2747 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2748 // Save the regs and make space for a C call
a61af66fc99e Initial load
duke
parents:
diff changeset
2749 save(SP, -96, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
2750 save_all_globals_into_locals();
a61af66fc99e Initial load
duke
parents:
diff changeset
2751 call(CAST_FROM_FN_PTR(address,os::yield_all));
a61af66fc99e Initial load
duke
parents:
diff changeset
2752 delayed()->mov(yieldall_reg, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2753 restore_globals_from_locals();
a61af66fc99e Initial load
duke
parents:
diff changeset
2754 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2755 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2756
a61af66fc99e Initial load
duke
parents:
diff changeset
2757 // reset the counter
a61af66fc99e Initial load
duke
parents:
diff changeset
2758 mov(G0,yield_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2759 add(yieldall_reg, 1, yieldall_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2760
a61af66fc99e Initial load
duke
parents:
diff changeset
2761 bind(dont_yield);
a61af66fc99e Initial load
duke
parents:
diff changeset
2762 // try to get lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2763 swap(lock_ptr_reg, 0, lock_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2764
a61af66fc99e Initial load
duke
parents:
diff changeset
2765 // did we get the lock?
a61af66fc99e Initial load
duke
parents:
diff changeset
2766 cmp(lock_reg, StubRoutines::Sparc::unlocked);
a61af66fc99e Initial load
duke
parents:
diff changeset
2767 br(Assembler::notEqual, true, Assembler::pn, retry_get_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2768 delayed()->add(yield_reg,1,yield_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
2769
a61af66fc99e Initial load
duke
parents:
diff changeset
2770 // yes, got lock. do we have the same top?
a61af66fc99e Initial load
duke
parents:
diff changeset
2771 ld(top_ptr_reg_after_save, 0, value_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2772 cmp_and_br_short(value_reg, top_reg_after_save, Assembler::notEqual, Assembler::pn, not_same);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2773
a61af66fc99e Initial load
duke
parents:
diff changeset
2774 // yes, same top.
a61af66fc99e Initial load
duke
parents:
diff changeset
2775 st(ptr_reg_after_save, top_ptr_reg_after_save, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2776 membar(Assembler::StoreStore);
a61af66fc99e Initial load
duke
parents:
diff changeset
2777
a61af66fc99e Initial load
duke
parents:
diff changeset
2778 bind(not_same);
a61af66fc99e Initial load
duke
parents:
diff changeset
2779 mov(value_reg, ptr_reg_after_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
2780 st(lock_reg, lock_ptr_reg, 0); // unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2781
a61af66fc99e Initial load
duke
parents:
diff changeset
2782 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2783 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2784 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2785
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2786 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr,
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2787 Register tmp,
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2788 int offset) {
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2789 intptr_t value = *delayed_value_addr;
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2790 if (value != 0)
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2791 return RegisterOrConstant(value + offset);
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2792
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2793 // load indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2794 AddressLiteral a(delayed_value_addr);
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2795 load_ptr_contents(a, tmp);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2796
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2797 #ifdef ASSERT
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2798 tst(tmp);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2799 breakpoint_trap(zero, xcc);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2800 #endif
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2801
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2802 if (offset != 0)
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2803 add(tmp, offset, tmp);
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2804
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2805 return RegisterOrConstant(tmp);
622
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2806 }
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2807
56aae7be60d4 6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents: 420
diff changeset
2808
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2809 RegisterOrConstant MacroAssembler::regcon_andn_ptr(RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2810 assert(d.register_or_noreg() != G0, "lost side effect");
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2811 if ((s2.is_constant() && s2.as_constant() == 0) ||
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2812 (s2.is_register() && s2.as_register() == G0)) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2813 // Do nothing, just move value.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2814 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2815 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2816 mov(s1.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2817 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2818 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2819 return s1;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2820 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2821 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2822
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2823 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2824 assert_different_registers(s1.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2825 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2826 andn(s1.as_register(), ensure_simm13_or_reg(s2, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2827 return d;
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2828 } else {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2829 if (s2.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2830 assert_different_registers(s2.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2831 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2832 set(s1.as_constant(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2833 andn(temp, s2.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2834 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2835 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2836 intptr_t res = s1.as_constant() & ~s2.as_constant();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2837 return res;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2838 }
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2839 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2840 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2841
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2842 RegisterOrConstant MacroAssembler::regcon_inc_ptr(RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2843 assert(d.register_or_noreg() != G0, "lost side effect");
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2844 if ((s2.is_constant() && s2.as_constant() == 0) ||
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2845 (s2.is_register() && s2.as_register() == G0)) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2846 // Do nothing, just move value.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2847 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2848 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2849 mov(s1.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2850 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2851 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2852 return s1;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2853 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2854 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2855
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2856 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2857 assert_different_registers(s1.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2858 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2859 add(s1.as_register(), ensure_simm13_or_reg(s2, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2860 return d;
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2861 } else {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2862 if (s2.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2863 assert_different_registers(s2.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2864 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2865 add(s2.as_register(), ensure_simm13_or_reg(s1, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2866 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2867 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2868 intptr_t res = s1.as_constant() + s2.as_constant();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2869 return res;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2870 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2871 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2872 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2873
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2874 RegisterOrConstant MacroAssembler::regcon_sll_ptr(RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2875 assert(d.register_or_noreg() != G0, "lost side effect");
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2876 if (!is_simm13(s2.constant_or_zero()))
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2877 s2 = (s2.as_constant() & 0xFF);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2878 if ((s2.is_constant() && s2.as_constant() == 0) ||
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2879 (s2.is_register() && s2.as_register() == G0)) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2880 // Do nothing, just move value.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2881 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2882 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2883 mov(s1.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2884 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2885 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2886 return s1;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2887 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2888 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2889
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2890 if (s1.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2891 assert_different_registers(s1.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2892 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2893 sll_ptr(s1.as_register(), ensure_simm13_or_reg(s2, temp), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2894 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2895 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2896 if (s2.is_register()) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2897 assert_different_registers(s2.as_register(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2898 if (d.is_constant()) d = temp;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2899 set(s1.as_constant(), temp);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2900 sll_ptr(temp, s2.as_register(), d.as_register());
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2901 return d;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2902 } else {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2903 intptr_t res = s1.as_constant() << s2.as_constant();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2904 return res;
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2905 }
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2906 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2907 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2908
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2909
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2910 // Look up the method for a megamorphic invokeinterface call.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2911 // The target method is determined by <intf_klass, itable_index>.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2912 // The receiver klass is in recv_klass.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2913 // On success, the result will be in method_result, and execution falls through.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2914 // On failure, execution transfers to the given label.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2915 void MacroAssembler::lookup_interface_method(Register recv_klass,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2916 Register intf_klass,
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2917 RegisterOrConstant itable_index,
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2918 Register method_result,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2919 Register scan_temp,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2920 Register sethi_temp,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2921 Label& L_no_such_interface) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2922 assert_different_registers(recv_klass, intf_klass, method_result, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2923 assert(itable_index.is_constant() || itable_index.as_register() == method_result,
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2924 "caller must use same register for non-constant itable index as for method");
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2925
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2926 // Compute start of first itableOffsetEntry (which is at the end of the vtable)
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2927 int vtable_base = instanceKlass::vtable_start_offset() * wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2928 int scan_step = itableOffsetEntry::size() * wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2929 int vte_size = vtableEntry::size() * wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2930
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2931 lduw(recv_klass, instanceKlass::vtable_length_offset() * wordSize, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2932 // %%% We should store the aligned, prescaled offset in the klassoop.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2933 // Then the next several instructions would fold away.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2934
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2935 int round_to_unit = ((HeapWordsPerLong > 1) ? BytesPerLong : 0);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2936 int itb_offset = vtable_base;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2937 if (round_to_unit != 0) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2938 // hoist first instruction of round_to(scan_temp, BytesPerLong):
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2939 itb_offset += round_to_unit - wordSize;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2940 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2941 int itb_scale = exact_log2(vtableEntry::size() * wordSize);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2942 sll(scan_temp, itb_scale, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2943 add(scan_temp, itb_offset, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2944 if (round_to_unit != 0) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2945 // Round up to align_object_offset boundary
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2946 // see code for instanceKlass::start_of_itable!
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2947 // Was: round_to(scan_temp, BytesPerLong);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2948 // Hoisted: add(scan_temp, BytesPerLong-1, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2949 and3(scan_temp, -round_to_unit, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2950 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2951 add(recv_klass, scan_temp, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2952
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2953 // Adjust recv_klass by scaled itable_index, so we can free itable_index.
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
2954 RegisterOrConstant itable_offset = itable_index;
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2955 itable_offset = regcon_sll_ptr(itable_index, exact_log2(itableMethodEntry::size() * wordSize), itable_offset);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
2956 itable_offset = regcon_inc_ptr(itable_offset, itableMethodEntry::method_offset_in_bytes(), itable_offset);
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 986
diff changeset
2957 add(recv_klass, ensure_simm13_or_reg(itable_offset, sethi_temp), recv_klass);
623
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2958
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2959 // for (scan = klass->itable(); scan->interface() != NULL; scan += scan_step) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2960 // if (scan->interface() == intf) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2961 // result = (klass + scan->offset() + itable_index);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2962 // }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2963 // }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2964 Label search, found_method;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2965
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2966 for (int peel = 1; peel >= 0; peel--) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2967 // %%%% Could load both offset and interface in one ldx, if they were
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2968 // in the opposite order. This would save a load.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2969 ld_ptr(scan_temp, itableOffsetEntry::interface_offset_in_bytes(), method_result);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2970
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2971 // Check that this entry is non-null. A null entry means that
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2972 // the receiver class doesn't implement the interface, and wasn't the
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2973 // same as when the caller was compiled.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2974 bpr(Assembler::rc_z, false, Assembler::pn, method_result, L_no_such_interface);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2975 delayed()->cmp(method_result, intf_klass);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2976
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2977 if (peel) {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2978 brx(Assembler::equal, false, Assembler::pt, found_method);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2979 } else {
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2980 brx(Assembler::notEqual, false, Assembler::pn, search);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2981 // (invert the test to fall through to found_method...)
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2982 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2983 delayed()->add(scan_temp, scan_step, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2984
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2985 if (!peel) break;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2986
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2987 bind(search);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2988 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2989
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2990 bind(found_method);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2991
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2992 // Got a hit.
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2993 int ito_offset = itableOffsetEntry::offset_offset_in_bytes();
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2994 // scan_temp[-scan_step] points to the vtable offset we need
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2995 ito_offset -= scan_step;
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2996 lduw(scan_temp, ito_offset, scan_temp);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2997 ld_ptr(recv_klass, scan_temp, method_result);
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2998 }
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
2999
9adddb8c0fc8 6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents: 622
diff changeset
3000
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3001 void MacroAssembler::check_klass_subtype(Register sub_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3002 Register super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3003 Register temp_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3004 Register temp2_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3005 Label& L_success) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3006 Label L_failure, L_pop_to_failure;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3007 check_klass_subtype_fast_path(sub_klass, super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3008 temp_reg, temp2_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3009 &L_success, &L_failure, NULL);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3010 Register sub_2 = sub_klass;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3011 Register sup_2 = super_klass;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3012 if (!sub_2->is_global()) sub_2 = L0;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3013 if (!sup_2->is_global()) sup_2 = L1;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3014
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3015 save_frame_and_mov(0, sub_klass, sub_2, super_klass, sup_2);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3016 check_klass_subtype_slow_path(sub_2, sup_2,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3017 L2, L3, L4, L5,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3018 NULL, &L_pop_to_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3019
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3020 // on success:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3021 restore();
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3022 ba_short(L_success);
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3023
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3024 // on failure:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3025 bind(L_pop_to_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3026 restore();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3027 bind(L_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3028 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3029
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3030
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3031 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3032 Register super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3033 Register temp_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3034 Register temp2_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3035 Label* L_success,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3036 Label* L_failure,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3037 Label* L_slow_path,
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3038 RegisterOrConstant super_check_offset) {
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3039 int sc_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3040 Klass::secondary_super_cache_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3041 int sco_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3042 Klass::super_check_offset_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3043
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3044 bool must_load_sco = (super_check_offset.constant_or_zero() == -1);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3045 bool need_slow_path = (must_load_sco ||
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3046 super_check_offset.constant_or_zero() == sco_offset);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3047
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3048 assert_different_registers(sub_klass, super_klass, temp_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3049 if (super_check_offset.is_register()) {
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3050 assert_different_registers(sub_klass, super_klass, temp_reg,
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3051 super_check_offset.as_register());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3052 } else if (must_load_sco) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3053 assert(temp2_reg != noreg, "supply either a temp or a register offset");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3054 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3055
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3056 Label L_fallthrough;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3057 int label_nulls = 0;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3058 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3059 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3060 if (L_slow_path == NULL) { L_slow_path = &L_fallthrough; label_nulls++; }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3061 assert(label_nulls <= 1 ||
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3062 (L_slow_path == &L_fallthrough && label_nulls <= 2 && !need_slow_path),
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3063 "at most one NULL in the batch, usually");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3064
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3065 // If the pointers are equal, we are done (e.g., String[] elements).
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3066 // This self-check enables sharing of secondary supertype arrays among
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3067 // non-primary types such as array-of-interface. Otherwise, each such
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3068 // type would need its own customized SSA.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3069 // We move this check to the front of the fast path because many
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3070 // type checks are in fact trivially successful in this manner,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3071 // so we get a nicely predicted branch right at the start of the check.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3072 cmp(super_klass, sub_klass);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3073 brx(Assembler::equal, false, Assembler::pn, *L_success);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3074 delayed()->nop();
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3075
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3076 // Check the supertype display:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3077 if (must_load_sco) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3078 // The super check offset is always positive...
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3079 lduw(super_klass, sco_offset, temp2_reg);
665
c89f86385056 6814659: separable cleanups and subroutines for 6655638
jrose
parents: 644
diff changeset
3080 super_check_offset = RegisterOrConstant(temp2_reg);
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3081 // super_check_offset is register.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3082 assert_different_registers(sub_klass, super_klass, temp_reg, super_check_offset.as_register());
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3083 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3084 ld_ptr(sub_klass, super_check_offset, temp_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3085 cmp(super_klass, temp_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3086
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3087 // This check has worked decisively for primary supers.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3088 // Secondary supers are sought in the super_cache ('super_cache_addr').
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3089 // (Secondary supers are interfaces and very deeply nested subtypes.)
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3090 // This works in the same check above because of a tricky aliasing
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3091 // between the super_cache and the primary super display elements.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3092 // (The 'super_check_addr' can address either, as the case requires.)
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3093 // Note that the cache is updated below if it does not help us find
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3094 // what we need immediately.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3095 // So if it was a primary super, we can just fail immediately.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3096 // Otherwise, it's the slow path for us (no success at this point).
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3097
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3098 // Hacked ba(), which may only be used just before L_fallthrough.
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3099 #define FINAL_JUMP(label) \
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3100 if (&(label) != &L_fallthrough) { \
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3101 ba(label); delayed()->nop(); \
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3102 }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3103
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3104 if (super_check_offset.is_register()) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3105 brx(Assembler::equal, false, Assembler::pn, *L_success);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3106 delayed()->cmp(super_check_offset.as_register(), sc_offset);
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3107
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3108 if (L_failure == &L_fallthrough) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3109 brx(Assembler::equal, false, Assembler::pt, *L_slow_path);
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3110 delayed()->nop();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3111 } else {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3112 brx(Assembler::notEqual, false, Assembler::pn, *L_failure);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3113 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3114 FINAL_JUMP(*L_slow_path);
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3115 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3116 } else if (super_check_offset.as_constant() == sc_offset) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3117 // Need a slow path; fast failure is impossible.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3118 if (L_slow_path == &L_fallthrough) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3119 brx(Assembler::equal, false, Assembler::pt, *L_success);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3120 delayed()->nop();
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3121 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3122 brx(Assembler::notEqual, false, Assembler::pn, *L_slow_path);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3123 delayed()->nop();
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3124 FINAL_JUMP(*L_success);
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3125 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3126 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3127 // No slow path; it's a fast decision.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3128 if (L_failure == &L_fallthrough) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3129 brx(Assembler::equal, false, Assembler::pt, *L_success);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3130 delayed()->nop();
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3131 } else {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3132 brx(Assembler::notEqual, false, Assembler::pn, *L_failure);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3133 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3134 FINAL_JUMP(*L_success);
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3135 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3136 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3137
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3138 bind(L_fallthrough);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3139
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3140 #undef FINAL_JUMP
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3141 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3142
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3143
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3144 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3145 Register super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3146 Register count_temp,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3147 Register scan_temp,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3148 Register scratch_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3149 Register coop_reg,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3150 Label* L_success,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3151 Label* L_failure) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3152 assert_different_registers(sub_klass, super_klass,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3153 count_temp, scan_temp, scratch_reg, coop_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3154
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3155 Label L_fallthrough, L_loop;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3156 int label_nulls = 0;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3157 if (L_success == NULL) { L_success = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3158 if (L_failure == NULL) { L_failure = &L_fallthrough; label_nulls++; }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3159 assert(label_nulls <= 1, "at most one NULL in the batch");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3160
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3161 // a couple of useful fields in sub_klass:
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3162 int ss_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3163 Klass::secondary_supers_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3164 int sc_offset = (klassOopDesc::header_size() * HeapWordSize +
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3165 Klass::secondary_super_cache_offset_in_bytes());
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3166
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3167 // Do a linear scan of the secondary super-klass chain.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3168 // This code is rarely used, so simplicity is a virtue here.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3169
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3170 #ifndef PRODUCT
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3171 int* pst_counter = &SharedRuntime::_partial_subtype_ctr;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3172 inc_counter((address) pst_counter, count_temp, scan_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3173 #endif
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3174
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3175 // We will consult the secondary-super array.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3176 ld_ptr(sub_klass, ss_offset, scan_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3177
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3178 // Compress superclass if necessary.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3179 Register search_key = super_klass;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3180 bool decode_super_klass = false;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3181 if (UseCompressedOops) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3182 if (coop_reg != noreg) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3183 encode_heap_oop_not_null(super_klass, coop_reg);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3184 search_key = coop_reg;
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3185 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3186 encode_heap_oop_not_null(super_klass);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3187 decode_super_klass = true; // scarce temps!
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3188 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3189 // The superclass is never null; it would be a basic system error if a null
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3190 // pointer were to sneak in here. Note that we have already loaded the
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3191 // Klass::super_check_offset from the super_klass in the fast path,
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3192 // so if there is a null in that register, we are already in the afterlife.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3193 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3194
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3195 // Load the array length. (Positive movl does right thing on LP64.)
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3196 lduw(scan_temp, arrayOopDesc::length_offset_in_bytes(), count_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3197
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3198 // Check for empty secondary super list
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3199 tst(count_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3200
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3201 // Top of search loop
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3202 bind(L_loop);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3203 br(Assembler::equal, false, Assembler::pn, *L_failure);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3204 delayed()->add(scan_temp, heapOopSize, scan_temp);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3205 assert(heapOopSize != 0, "heapOopSize should be initialized");
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3206
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3207 // Skip the array header in all array accesses.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3208 int elem_offset = arrayOopDesc::base_offset_in_bytes(T_OBJECT);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3209 elem_offset -= heapOopSize; // the scan pointer was pre-incremented also
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3210
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3211 // Load next super to check
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3212 if (UseCompressedOops) {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3213 // Don't use load_heap_oop; we don't want to decode the element.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3214 lduw( scan_temp, elem_offset, scratch_reg );
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3215 } else {
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3216 ld_ptr( scan_temp, elem_offset, scratch_reg );
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3217 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3218
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3219 // Look for Rsuper_klass on Rsub_klass's secondary super-class-overflow list
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3220 cmp(scratch_reg, search_key);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3221
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3222 // A miss means we are NOT a subtype and need to keep looping
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3223 brx(Assembler::notEqual, false, Assembler::pn, L_loop);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3224 delayed()->deccc(count_temp); // decrement trip counter in delay slot
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3225
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3226 // Falling out the bottom means we found a hit; we ARE a subtype
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3227 if (decode_super_klass) decode_heap_oop(super_klass);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3228
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3229 // Success. Cache the super we found and proceed in triumph.
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3230 st_ptr(super_klass, sub_klass, sc_offset);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3231
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3232 if (L_success != &L_fallthrough) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3233 ba(*L_success);
644
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3234 delayed()->nop();
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3235 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3236
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3237 bind(L_fallthrough);
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3238 }
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3239
c517646eef23 6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents: 642
diff changeset
3240
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3241 void MacroAssembler::check_method_handle_type(Register mtype_reg, Register mh_reg,
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3242 Register temp_reg,
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3243 Label& wrong_method_type) {
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3244 assert_different_registers(mtype_reg, mh_reg, temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3245 // compare method type against that of the receiver
2357
8033953d67ff 7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents: 2258
diff changeset
3246 RegisterOrConstant mhtype_offset = delayed_value(java_lang_invoke_MethodHandle::type_offset_in_bytes, temp_reg);
1846
d55217dc206f 6829194: JSR 292 needs to support compressed oops
twisti
parents: 1748
diff changeset
3247 load_heap_oop(mh_reg, mhtype_offset, temp_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3248 cmp_and_brx_short(temp_reg, mtype_reg, Assembler::notEqual, Assembler::pn, wrong_method_type);
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3249 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3250
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3251
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3252 // A method handle has a "vmslots" field which gives the size of its
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3253 // argument list in JVM stack slots. This field is either located directly
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3254 // in every method handle, or else is indirectly accessed through the
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3255 // method handle's MethodType. This macro hides the distinction.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3256 void MacroAssembler::load_method_handle_vmslots(Register vmslots_reg, Register mh_reg,
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3257 Register temp_reg) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3258 assert_different_registers(vmslots_reg, mh_reg, temp_reg);
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3259 // load mh.type.form.vmslots
3938
e6b1331a51d2 7086585: make Java field injection more flexible
never
parents: 3910
diff changeset
3260 Register temp2_reg = vmslots_reg;
e6b1331a51d2 7086585: make Java field injection more flexible
never
parents: 3910
diff changeset
3261 load_heap_oop(Address(mh_reg, delayed_value(java_lang_invoke_MethodHandle::type_offset_in_bytes, temp_reg)), temp2_reg);
e6b1331a51d2 7086585: make Java field injection more flexible
never
parents: 3910
diff changeset
3262 load_heap_oop(Address(temp2_reg, delayed_value(java_lang_invoke_MethodType::form_offset_in_bytes, temp_reg)), temp2_reg);
e6b1331a51d2 7086585: make Java field injection more flexible
never
parents: 3910
diff changeset
3263 ld( Address(temp2_reg, delayed_value(java_lang_invoke_MethodTypeForm::vmslots_offset_in_bytes, temp_reg)), vmslots_reg);
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3264 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3265
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3266
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3267 void MacroAssembler::jump_to_method_handle_entry(Register mh_reg, Register temp_reg, bool emit_delayed_nop) {
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3268 assert(mh_reg == G3_method_handle, "caller must put MH object in G3");
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3269 assert_different_registers(mh_reg, temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3270
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3271 // pick out the interpreted side of the handler
1846
d55217dc206f 6829194: JSR 292 needs to support compressed oops
twisti
parents: 1748
diff changeset
3272 // NOTE: vmentry is not an oop!
2357
8033953d67ff 7012648: move JSR 292 to package java.lang.invoke and adjust names
jrose
parents: 2258
diff changeset
3273 ld_ptr(mh_reg, delayed_value(java_lang_invoke_MethodHandle::vmentry_offset_in_bytes, temp_reg), temp_reg);
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3274
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3275 // off we go...
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3276 ld_ptr(temp_reg, MethodHandleEntry::from_interpreted_entry_offset_in_bytes(), temp_reg);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3277 jmp(temp_reg, 0);
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3278
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3279 // for the various stubs which take control at this point,
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3280 // see MethodHandles::generate_method_handle_stub
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3281
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3282 // Some callers can fill the delay slot.
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3283 if (emit_delayed_nop) {
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3284 delayed()->nop();
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3285 }
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3286 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3287
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3288
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3289 RegisterOrConstant MacroAssembler::argument_offset(RegisterOrConstant arg_slot,
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
3290 Register temp_reg,
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3291 int extra_slot_offset) {
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3292 // cf. TemplateTable::prepare_invoke(), if (load_receiver).
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1503
diff changeset
3293 int stackElementSize = Interpreter::stackElementSize;
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3294 int offset = extra_slot_offset * stackElementSize;
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3295 if (arg_slot.is_constant()) {
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3296 offset += arg_slot.as_constant() * stackElementSize;
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3297 return offset;
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3298 } else {
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
3299 assert(temp_reg != noreg, "must specify");
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
3300 sll_ptr(arg_slot.as_register(), exact_log2(stackElementSize), temp_reg);
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3301 if (offset != 0)
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
3302 add(temp_reg, offset, temp_reg);
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
3303 return temp_reg;
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3304 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3305 }
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3306
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3307
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3308 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot,
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
3309 Register temp_reg,
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3310 int extra_slot_offset) {
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3249
diff changeset
3311 return Address(Gargs, argument_offset(arg_slot, temp_reg, extra_slot_offset));
1503
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3312 }
c640000b7cc1 6829193: JSR 292 needs to support SPARC
twisti
parents: 1006
diff changeset
3313
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 680
diff changeset
3314
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3315 void MacroAssembler::biased_locking_enter(Register obj_reg, Register mark_reg,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3316 Register temp_reg,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3317 Label& done, Label* slow_case,
a61af66fc99e Initial load
duke
parents:
diff changeset
3318 BiasedLockingCounters* counters) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3319 assert(UseBiasedLocking, "why call this otherwise?");
a61af66fc99e Initial load
duke
parents:
diff changeset
3320
a61af66fc99e Initial load
duke
parents:
diff changeset
3321 if (PrintBiasedLockingStatistics) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3322 assert_different_registers(obj_reg, mark_reg, temp_reg, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3323 if (counters == NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
3324 counters = BiasedLocking::counters();
a61af66fc99e Initial load
duke
parents:
diff changeset
3325 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3326
a61af66fc99e Initial load
duke
parents:
diff changeset
3327 Label cas_label;
a61af66fc99e Initial load
duke
parents:
diff changeset
3328
a61af66fc99e Initial load
duke
parents:
diff changeset
3329 // Biased locking
a61af66fc99e Initial load
duke
parents:
diff changeset
3330 // See whether the lock is currently biased toward our thread and
a61af66fc99e Initial load
duke
parents:
diff changeset
3331 // whether the epoch is still valid
a61af66fc99e Initial load
duke
parents:
diff changeset
3332 // Note that the runtime guarantees sufficient alignment of JavaThread
a61af66fc99e Initial load
duke
parents:
diff changeset
3333 // pointers to allow age to be placed into low bits
a61af66fc99e Initial load
duke
parents:
diff changeset
3334 assert(markOopDesc::age_shift == markOopDesc::lock_bits + markOopDesc::biased_lock_bits, "biased locking makes assumptions about bit layout");
a61af66fc99e Initial load
duke
parents:
diff changeset
3335 and3(mark_reg, markOopDesc::biased_lock_mask_in_place, temp_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3336 cmp_and_brx_short(temp_reg, markOopDesc::biased_lock_pattern, Assembler::notEqual, Assembler::pn, cas_label);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3337
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3338 load_klass(obj_reg, temp_reg);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3339 ld_ptr(Address(temp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes()), temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3340 or3(G2_thread, temp_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3341 xor3(mark_reg, temp_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3342 andcc(temp_reg, ~((int) markOopDesc::age_mask_in_place), temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3343 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3344 cond_inc(Assembler::equal, (address) counters->biased_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3345 // Reload mark_reg as we may need it later
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3346 ld_ptr(Address(obj_reg, oopDesc::mark_offset_in_bytes()), mark_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3347 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3348 brx(Assembler::equal, true, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3349 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3350
a61af66fc99e Initial load
duke
parents:
diff changeset
3351 Label try_revoke_bias;
a61af66fc99e Initial load
duke
parents:
diff changeset
3352 Label try_rebias;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3353 Address mark_addr = Address(obj_reg, oopDesc::mark_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3354 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3355
a61af66fc99e Initial load
duke
parents:
diff changeset
3356 // At this point we know that the header has the bias pattern and
a61af66fc99e Initial load
duke
parents:
diff changeset
3357 // that we are not the bias owner in the current epoch. We need to
a61af66fc99e Initial load
duke
parents:
diff changeset
3358 // figure out more details about the state of the header in order to
a61af66fc99e Initial load
duke
parents:
diff changeset
3359 // know what operations can be legally performed on the object's
a61af66fc99e Initial load
duke
parents:
diff changeset
3360 // header.
a61af66fc99e Initial load
duke
parents:
diff changeset
3361
a61af66fc99e Initial load
duke
parents:
diff changeset
3362 // If the low three bits in the xor result aren't clear, that means
a61af66fc99e Initial load
duke
parents:
diff changeset
3363 // the prototype header is no longer biased and we have to revoke
a61af66fc99e Initial load
duke
parents:
diff changeset
3364 // the bias on this object.
a61af66fc99e Initial load
duke
parents:
diff changeset
3365 btst(markOopDesc::biased_lock_mask_in_place, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3366 brx(Assembler::notZero, false, Assembler::pn, try_revoke_bias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3367
a61af66fc99e Initial load
duke
parents:
diff changeset
3368 // Biasing is still enabled for this data type. See whether the
a61af66fc99e Initial load
duke
parents:
diff changeset
3369 // epoch of the current bias is still valid, meaning that the epoch
a61af66fc99e Initial load
duke
parents:
diff changeset
3370 // bits of the mark word are equal to the epoch bits of the
a61af66fc99e Initial load
duke
parents:
diff changeset
3371 // prototype header. (Note that the prototype header's epoch bits
a61af66fc99e Initial load
duke
parents:
diff changeset
3372 // only change at a safepoint.) If not, attempt to rebias the object
a61af66fc99e Initial load
duke
parents:
diff changeset
3373 // toward the current thread. Note that we must be absolutely sure
a61af66fc99e Initial load
duke
parents:
diff changeset
3374 // that the current epoch is invalid in order to do this because
a61af66fc99e Initial load
duke
parents:
diff changeset
3375 // otherwise the manipulations it performs on the mark word are
a61af66fc99e Initial load
duke
parents:
diff changeset
3376 // illegal.
a61af66fc99e Initial load
duke
parents:
diff changeset
3377 delayed()->btst(markOopDesc::epoch_mask_in_place, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3378 brx(Assembler::notZero, false, Assembler::pn, try_rebias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3379
a61af66fc99e Initial load
duke
parents:
diff changeset
3380 // The epoch of the current bias is still valid but we know nothing
a61af66fc99e Initial load
duke
parents:
diff changeset
3381 // about the owner; it might be set or it might be clear. Try to
a61af66fc99e Initial load
duke
parents:
diff changeset
3382 // acquire the bias of the object using an atomic operation. If this
a61af66fc99e Initial load
duke
parents:
diff changeset
3383 // fails we will go in to the runtime to revoke the object's bias.
a61af66fc99e Initial load
duke
parents:
diff changeset
3384 // Note that we first construct the presumed unbiased header so we
a61af66fc99e Initial load
duke
parents:
diff changeset
3385 // don't accidentally blow away another thread's valid bias.
a61af66fc99e Initial load
duke
parents:
diff changeset
3386 delayed()->and3(mark_reg,
a61af66fc99e Initial load
duke
parents:
diff changeset
3387 markOopDesc::biased_lock_mask_in_place | markOopDesc::age_mask_in_place | markOopDesc::epoch_mask_in_place,
a61af66fc99e Initial load
duke
parents:
diff changeset
3388 mark_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3389 or3(G2_thread, mark_reg, temp_reg);
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3390 casn(mark_addr.base(), mark_reg, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3391 // If the biasing toward our thread failed, this means that
a61af66fc99e Initial load
duke
parents:
diff changeset
3392 // another thread succeeded in biasing it toward itself and we
a61af66fc99e Initial load
duke
parents:
diff changeset
3393 // need to revoke that bias. The revocation will occur in the
a61af66fc99e Initial load
duke
parents:
diff changeset
3394 // interpreter runtime in the slow case.
a61af66fc99e Initial load
duke
parents:
diff changeset
3395 cmp(mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3396 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3397 cond_inc(Assembler::zero, (address) counters->anonymously_biased_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3398 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3399 if (slow_case != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3400 brx(Assembler::notEqual, true, Assembler::pn, *slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
3401 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3402 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3403 ba_short(done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3404
a61af66fc99e Initial load
duke
parents:
diff changeset
3405 bind(try_rebias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3406 // At this point we know the epoch has expired, meaning that the
a61af66fc99e Initial load
duke
parents:
diff changeset
3407 // current "bias owner", if any, is actually invalid. Under these
a61af66fc99e Initial load
duke
parents:
diff changeset
3408 // circumstances _only_, we are allowed to use the current header's
a61af66fc99e Initial load
duke
parents:
diff changeset
3409 // value as the comparison value when doing the cas to acquire the
a61af66fc99e Initial load
duke
parents:
diff changeset
3410 // bias in the current epoch. In other words, we allow transfer of
a61af66fc99e Initial load
duke
parents:
diff changeset
3411 // the bias from one thread to another directly in this situation.
a61af66fc99e Initial load
duke
parents:
diff changeset
3412 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3413 // FIXME: due to a lack of registers we currently blow away the age
a61af66fc99e Initial load
duke
parents:
diff changeset
3414 // bits in this situation. Should attempt to preserve them.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3415 load_klass(obj_reg, temp_reg);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3416 ld_ptr(Address(temp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes()), temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3417 or3(G2_thread, temp_reg, temp_reg);
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3418 casn(mark_addr.base(), mark_reg, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3419 // If the biasing toward our thread failed, this means that
a61af66fc99e Initial load
duke
parents:
diff changeset
3420 // another thread succeeded in biasing it toward itself and we
a61af66fc99e Initial load
duke
parents:
diff changeset
3421 // need to revoke that bias. The revocation will occur in the
a61af66fc99e Initial load
duke
parents:
diff changeset
3422 // interpreter runtime in the slow case.
a61af66fc99e Initial load
duke
parents:
diff changeset
3423 cmp(mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3424 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3425 cond_inc(Assembler::zero, (address) counters->rebiased_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3426 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3427 if (slow_case != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3428 brx(Assembler::notEqual, true, Assembler::pn, *slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
3429 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3430 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3431 ba_short(done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3432
a61af66fc99e Initial load
duke
parents:
diff changeset
3433 bind(try_revoke_bias);
a61af66fc99e Initial load
duke
parents:
diff changeset
3434 // The prototype mark in the klass doesn't have the bias bit set any
a61af66fc99e Initial load
duke
parents:
diff changeset
3435 // more, indicating that objects of this data type are not supposed
a61af66fc99e Initial load
duke
parents:
diff changeset
3436 // to be biased any more. We are going to try to reset the mark of
a61af66fc99e Initial load
duke
parents:
diff changeset
3437 // this object to the prototype value and fall through to the
a61af66fc99e Initial load
duke
parents:
diff changeset
3438 // CAS-based locking scheme. Note that if our CAS fails, it means
a61af66fc99e Initial load
duke
parents:
diff changeset
3439 // that another thread raced us for the privilege of revoking the
a61af66fc99e Initial load
duke
parents:
diff changeset
3440 // bias of this particular object, so it's okay to continue in the
a61af66fc99e Initial load
duke
parents:
diff changeset
3441 // normal locking code.
a61af66fc99e Initial load
duke
parents:
diff changeset
3442 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3443 // FIXME: due to a lack of registers we currently blow away the age
a61af66fc99e Initial load
duke
parents:
diff changeset
3444 // bits in this situation. Should attempt to preserve them.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3445 load_klass(obj_reg, temp_reg);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3446 ld_ptr(Address(temp_reg, Klass::prototype_header_offset_in_bytes() + klassOopDesc::klass_part_offset_in_bytes()), temp_reg);
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3447 casn(mark_addr.base(), mark_reg, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3448 // Fall through to the normal CAS-based lock, because no matter what
a61af66fc99e Initial load
duke
parents:
diff changeset
3449 // the result of the above CAS, some thread must have succeeded in
a61af66fc99e Initial load
duke
parents:
diff changeset
3450 // removing the bias bit from the object's header.
a61af66fc99e Initial load
duke
parents:
diff changeset
3451 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3452 cmp(mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3453 cond_inc(Assembler::zero, (address) counters->revoked_lock_entry_count_addr(), mark_reg, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3454 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3455
a61af66fc99e Initial load
duke
parents:
diff changeset
3456 bind(cas_label);
a61af66fc99e Initial load
duke
parents:
diff changeset
3457 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3458
a61af66fc99e Initial load
duke
parents:
diff changeset
3459 void MacroAssembler::biased_locking_exit (Address mark_addr, Register temp_reg, Label& done,
a61af66fc99e Initial load
duke
parents:
diff changeset
3460 bool allow_delay_slot_filling) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3461 // Check for biased locking unlock case, which is a no-op
a61af66fc99e Initial load
duke
parents:
diff changeset
3462 // Note: we do not have to check the thread ID for two reasons.
a61af66fc99e Initial load
duke
parents:
diff changeset
3463 // First, the interpreter checks for IllegalMonitorStateException at
a61af66fc99e Initial load
duke
parents:
diff changeset
3464 // a higher level. Second, if the bias was revoked while we held the
a61af66fc99e Initial load
duke
parents:
diff changeset
3465 // lock, the object could not be rebiased toward another thread, so
a61af66fc99e Initial load
duke
parents:
diff changeset
3466 // the bias bit would be clear.
a61af66fc99e Initial load
duke
parents:
diff changeset
3467 ld_ptr(mark_addr, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3468 and3(temp_reg, markOopDesc::biased_lock_mask_in_place, temp_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3469 cmp(temp_reg, markOopDesc::biased_lock_pattern);
a61af66fc99e Initial load
duke
parents:
diff changeset
3470 brx(Assembler::equal, allow_delay_slot_filling, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3471 delayed();
a61af66fc99e Initial load
duke
parents:
diff changeset
3472 if (!allow_delay_slot_filling) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3473 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3474 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3475 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3476
a61af66fc99e Initial load
duke
parents:
diff changeset
3477
a61af66fc99e Initial load
duke
parents:
diff changeset
3478 // CASN -- 32-64 bit switch hitter similar to the synthetic CASN provided by
a61af66fc99e Initial load
duke
parents:
diff changeset
3479 // Solaris/SPARC's "as". Another apt name would be cas_ptr()
a61af66fc99e Initial load
duke
parents:
diff changeset
3480
a61af66fc99e Initial load
duke
parents:
diff changeset
3481 void MacroAssembler::casn (Register addr_reg, Register cmp_reg, Register set_reg ) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3482 casx_under_lock (addr_reg, cmp_reg, set_reg, (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3483 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3484
a61af66fc99e Initial load
duke
parents:
diff changeset
3485
a61af66fc99e Initial load
duke
parents:
diff changeset
3486
a61af66fc99e Initial load
duke
parents:
diff changeset
3487 // compiler_lock_object() and compiler_unlock_object() are direct transliterations
a61af66fc99e Initial load
duke
parents:
diff changeset
3488 // of i486.ad fast_lock() and fast_unlock(). See those methods for detailed comments.
a61af66fc99e Initial load
duke
parents:
diff changeset
3489 // The code could be tightened up considerably.
a61af66fc99e Initial load
duke
parents:
diff changeset
3490 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3491 // box->dhw disposition - post-conditions at DONE_LABEL.
a61af66fc99e Initial load
duke
parents:
diff changeset
3492 // - Successful inflated lock: box->dhw != 0.
a61af66fc99e Initial load
duke
parents:
diff changeset
3493 // Any non-zero value suffices.
a61af66fc99e Initial load
duke
parents:
diff changeset
3494 // Consider G2_thread, rsp, boxReg, or unused_mark()
a61af66fc99e Initial load
duke
parents:
diff changeset
3495 // - Successful Stack-lock: box->dhw == mark.
a61af66fc99e Initial load
duke
parents:
diff changeset
3496 // box->dhw must contain the displaced mark word value
a61af66fc99e Initial load
duke
parents:
diff changeset
3497 // - Failure -- icc.ZFlag == 0 and box->dhw is undefined.
a61af66fc99e Initial load
duke
parents:
diff changeset
3498 // The slow-path fast_enter() and slow_enter() operators
a61af66fc99e Initial load
duke
parents:
diff changeset
3499 // are responsible for setting box->dhw = NonZero (typically ::unused_mark).
a61af66fc99e Initial load
duke
parents:
diff changeset
3500 // - Biased: box->dhw is undefined
a61af66fc99e Initial load
duke
parents:
diff changeset
3501 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3502 // SPARC refworkload performance - specifically jetstream and scimark - are
a61af66fc99e Initial load
duke
parents:
diff changeset
3503 // extremely sensitive to the size of the code emitted by compiler_lock_object
a61af66fc99e Initial load
duke
parents:
diff changeset
3504 // and compiler_unlock_object. Critically, the key factor is code size, not path
a61af66fc99e Initial load
duke
parents:
diff changeset
3505 // length. (Simply experiments to pad CLO with unexecuted NOPs demonstrte the
a61af66fc99e Initial load
duke
parents:
diff changeset
3506 // effect).
a61af66fc99e Initial load
duke
parents:
diff changeset
3507
a61af66fc99e Initial load
duke
parents:
diff changeset
3508
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3509 void MacroAssembler::compiler_lock_object(Register Roop, Register Rmark,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3510 Register Rbox, Register Rscratch,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3511 BiasedLockingCounters* counters,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3512 bool try_bias) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3513 Address mark_addr(Roop, oopDesc::mark_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3514
a61af66fc99e Initial load
duke
parents:
diff changeset
3515 verify_oop(Roop);
a61af66fc99e Initial load
duke
parents:
diff changeset
3516 Label done ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3517
a61af66fc99e Initial load
duke
parents:
diff changeset
3518 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3519 inc_counter((address) counters->total_entry_count_addr(), Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3520 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3521
a61af66fc99e Initial load
duke
parents:
diff changeset
3522 if (EmitSync & 1) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3523 mov(3, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3524 st_ptr(Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3525 cmp(SP, G0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3526 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3527 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3528
a61af66fc99e Initial load
duke
parents:
diff changeset
3529 if (EmitSync & 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3530
a61af66fc99e Initial load
duke
parents:
diff changeset
3531 // Fetch object's markword
a61af66fc99e Initial load
duke
parents:
diff changeset
3532 ld_ptr(mark_addr, Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3533
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3534 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3535 biased_locking_enter(Roop, Rmark, Rscratch, done, NULL, counters);
a61af66fc99e Initial load
duke
parents:
diff changeset
3536 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3537
a61af66fc99e Initial load
duke
parents:
diff changeset
3538 // Save Rbox in Rscratch to be used for the cas operation
a61af66fc99e Initial load
duke
parents:
diff changeset
3539 mov(Rbox, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3540
a61af66fc99e Initial load
duke
parents:
diff changeset
3541 // set Rmark to markOop | markOopDesc::unlocked_value
a61af66fc99e Initial load
duke
parents:
diff changeset
3542 or3(Rmark, markOopDesc::unlocked_value, Rmark);
a61af66fc99e Initial load
duke
parents:
diff changeset
3543
a61af66fc99e Initial load
duke
parents:
diff changeset
3544 // Initialize the box. (Must happen before we update the object mark!)
a61af66fc99e Initial load
duke
parents:
diff changeset
3545 st_ptr(Rmark, Rbox, BasicLock::displaced_header_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3546
a61af66fc99e Initial load
duke
parents:
diff changeset
3547 // compare object markOop with Rmark and if equal exchange Rscratch with object markOop
a61af66fc99e Initial load
duke
parents:
diff changeset
3548 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3549 casx_under_lock(mark_addr.base(), Rmark, Rscratch,
a61af66fc99e Initial load
duke
parents:
diff changeset
3550 (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr());
a61af66fc99e Initial load
duke
parents:
diff changeset
3551
a61af66fc99e Initial load
duke
parents:
diff changeset
3552 // if compare/exchange succeeded we found an unlocked object and we now have locked it
a61af66fc99e Initial load
duke
parents:
diff changeset
3553 // hence we are done
a61af66fc99e Initial load
duke
parents:
diff changeset
3554 cmp(Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3555 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3556 sub(Rscratch, STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3557 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3558 brx(Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3559 delayed()->sub(Rscratch, SP, Rscratch); //pull next instruction into delay slot
a61af66fc99e Initial load
duke
parents:
diff changeset
3560
a61af66fc99e Initial load
duke
parents:
diff changeset
3561 // we did not find an unlocked object so see if this is a recursive case
a61af66fc99e Initial load
duke
parents:
diff changeset
3562 // sub(Rscratch, SP, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3563 assert(os::vm_page_size() > 0xfff, "page size too small - change the constant");
a61af66fc99e Initial load
duke
parents:
diff changeset
3564 andcc(Rscratch, 0xfffff003, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3565 st_ptr(Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3566 bind (done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3567 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3568 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3569
a61af66fc99e Initial load
duke
parents:
diff changeset
3570 Label Egress ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3571
a61af66fc99e Initial load
duke
parents:
diff changeset
3572 if (EmitSync & 256) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3573 Label IsInflated ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3574
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3575 ld_ptr(mark_addr, Rmark); // fetch obj->mark
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3576 // Triage: biased, stack-locked, neutral, inflated
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3577 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3578 biased_locking_enter(Roop, Rmark, Rscratch, done, NULL, counters);
a61af66fc99e Initial load
duke
parents:
diff changeset
3579 // Invariant: if control reaches this point in the emitted stream
a61af66fc99e Initial load
duke
parents:
diff changeset
3580 // then Rmark has not been modified.
a61af66fc99e Initial load
duke
parents:
diff changeset
3581 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3582
a61af66fc99e Initial load
duke
parents:
diff changeset
3583 // Store mark into displaced mark field in the on-stack basic-lock "box"
a61af66fc99e Initial load
duke
parents:
diff changeset
3584 // Critically, this must happen before the CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3585 // Maximize the ST-CAS distance to minimize the ST-before-CAS penalty.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3586 st_ptr(Rmark, Rbox, BasicLock::displaced_header_offset_in_bytes());
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3587 andcc(Rmark, 2, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3588 brx(Assembler::notZero, false, Assembler::pn, IsInflated);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3589 delayed()->
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3590
a61af66fc99e Initial load
duke
parents:
diff changeset
3591 // Try stack-lock acquisition.
a61af66fc99e Initial load
duke
parents:
diff changeset
3592 // Beware: the 1st instruction is in a delay slot
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3593 mov(Rbox, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3594 or3(Rmark, markOopDesc::unlocked_value, Rmark);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3595 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3596 casn(mark_addr.base(), Rmark, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3597 cmp(Rmark, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3598 brx(Assembler::equal, false, Assembler::pt, done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3599 delayed()->sub(Rscratch, SP, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3600
a61af66fc99e Initial load
duke
parents:
diff changeset
3601 // Stack-lock attempt failed - check for recursive stack-lock.
a61af66fc99e Initial load
duke
parents:
diff changeset
3602 // See the comments below about how we might remove this case.
a61af66fc99e Initial load
duke
parents:
diff changeset
3603 #ifdef _LP64
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3604 sub(Rscratch, STACK_BIAS, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3605 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3606 assert(os::vm_page_size() > 0xfff, "page size too small - change the constant");
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3607 andcc(Rscratch, 0xfffff003, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3608 br(Assembler::always, false, Assembler::pt, done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3609 delayed()-> st_ptr(Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3610
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3611 bind(IsInflated);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3612 if (EmitSync & 64) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3613 // If m->owner != null goto IsLocked
a61af66fc99e Initial load
duke
parents:
diff changeset
3614 // Pessimistic form: Test-and-CAS vs CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3615 // The optimistic form avoids RTS->RTO cache line upgrades.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3616 ld_ptr(Rmark, ObjectMonitor::owner_offset_in_bytes() - 2, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3617 andcc(Rscratch, Rscratch, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3618 brx(Assembler::notZero, false, Assembler::pn, done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3619 delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3620 // m->owner == null : it's unlocked.
a61af66fc99e Initial load
duke
parents:
diff changeset
3621 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3622
a61af66fc99e Initial load
duke
parents:
diff changeset
3623 // Try to CAS m->owner from null to Self
a61af66fc99e Initial load
duke
parents:
diff changeset
3624 // Invariant: if we acquire the lock then _recursions should be 0.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3625 add(Rmark, ObjectMonitor::owner_offset_in_bytes()-2, Rmark);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3626 mov(G2_thread, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3627 casn(Rmark, G0, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3628 cmp(Rscratch, G0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3629 // Intentional fall-through into done
a61af66fc99e Initial load
duke
parents:
diff changeset
3630 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3631 // Aggressively avoid the Store-before-CAS penalty
a61af66fc99e Initial load
duke
parents:
diff changeset
3632 // Defer the store into box->dhw until after the CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3633 Label IsInflated, Recursive ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3634
a61af66fc99e Initial load
duke
parents:
diff changeset
3635 // Anticipate CAS -- Avoid RTS->RTO upgrade
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3636 // prefetch (mark_addr, Assembler::severalWritesAndPossiblyReads);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3637
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3638 ld_ptr(mark_addr, Rmark); // fetch obj->mark
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3639 // Triage: biased, stack-locked, neutral, inflated
a61af66fc99e Initial load
duke
parents:
diff changeset
3640
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3641 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3642 biased_locking_enter(Roop, Rmark, Rscratch, done, NULL, counters);
a61af66fc99e Initial load
duke
parents:
diff changeset
3643 // Invariant: if control reaches this point in the emitted stream
a61af66fc99e Initial load
duke
parents:
diff changeset
3644 // then Rmark has not been modified.
a61af66fc99e Initial load
duke
parents:
diff changeset
3645 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3646 andcc(Rmark, 2, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3647 brx(Assembler::notZero, false, Assembler::pn, IsInflated);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3648 delayed()-> // Beware - dangling delay-slot
a61af66fc99e Initial load
duke
parents:
diff changeset
3649
a61af66fc99e Initial load
duke
parents:
diff changeset
3650 // Try stack-lock acquisition.
a61af66fc99e Initial load
duke
parents:
diff changeset
3651 // Transiently install BUSY (0) encoding in the mark word.
a61af66fc99e Initial load
duke
parents:
diff changeset
3652 // if the CAS of 0 into the mark was successful then we execute:
a61af66fc99e Initial load
duke
parents:
diff changeset
3653 // ST box->dhw = mark -- save fetched mark in on-stack basiclock box
a61af66fc99e Initial load
duke
parents:
diff changeset
3654 // ST obj->mark = box -- overwrite transient 0 value
a61af66fc99e Initial load
duke
parents:
diff changeset
3655 // This presumes TSO, of course.
a61af66fc99e Initial load
duke
parents:
diff changeset
3656
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3657 mov(0, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3658 or3(Rmark, markOopDesc::unlocked_value, Rmark);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3659 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3660 casn(mark_addr.base(), Rmark, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3661 // prefetch (mark_addr, Assembler::severalWritesAndPossiblyReads);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3662 cmp(Rscratch, Rmark);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3663 brx(Assembler::notZero, false, Assembler::pn, Recursive);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3664 delayed()->st_ptr(Rmark, Rbox, BasicLock::displaced_header_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3665 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3666 cond_inc(Assembler::equal, (address) counters->fast_path_entry_count_addr(), Rmark, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3667 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3668 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3669 delayed()->st_ptr(Rbox, mark_addr);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3670
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3671 bind(Recursive);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3672 // Stack-lock attempt failed - check for recursive stack-lock.
a61af66fc99e Initial load
duke
parents:
diff changeset
3673 // Tests show that we can remove the recursive case with no impact
a61af66fc99e Initial load
duke
parents:
diff changeset
3674 // on refworkload 0.83. If we need to reduce the size of the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3675 // emitted by compiler_lock_object() the recursive case is perfect
a61af66fc99e Initial load
duke
parents:
diff changeset
3676 // candidate.
a61af66fc99e Initial load
duke
parents:
diff changeset
3677 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3678 // A more extreme idea is to always inflate on stack-lock recursion.
a61af66fc99e Initial load
duke
parents:
diff changeset
3679 // This lets us eliminate the recursive checks in compiler_lock_object
a61af66fc99e Initial load
duke
parents:
diff changeset
3680 // and compiler_unlock_object and the (box->dhw == 0) encoding.
a61af66fc99e Initial load
duke
parents:
diff changeset
3681 // A brief experiment - requiring changes to synchronizer.cpp, interpreter,
a61af66fc99e Initial load
duke
parents:
diff changeset
3682 // and showed a performance *increase*. In the same experiment I eliminated
a61af66fc99e Initial load
duke
parents:
diff changeset
3683 // the fast-path stack-lock code from the interpreter and always passed
a61af66fc99e Initial load
duke
parents:
diff changeset
3684 // control to the "slow" operators in synchronizer.cpp.
a61af66fc99e Initial load
duke
parents:
diff changeset
3685
a61af66fc99e Initial load
duke
parents:
diff changeset
3686 // RScratch contains the fetched obj->mark value from the failed CASN.
a61af66fc99e Initial load
duke
parents:
diff changeset
3687 #ifdef _LP64
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3688 sub(Rscratch, STACK_BIAS, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3689 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3690 sub(Rscratch, SP, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3691 assert(os::vm_page_size() > 0xfff, "page size too small - change the constant");
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3692 andcc(Rscratch, 0xfffff003, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3693 if (counters != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3694 // Accounting needs the Rscratch register
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3695 st_ptr(Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3696 cond_inc(Assembler::equal, (address) counters->fast_path_entry_count_addr(), Rmark, Rscratch);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3697 ba_short(done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3698 } else {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3699 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3700 delayed()->st_ptr(Rscratch, Rbox, BasicLock::displaced_header_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3701 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3702
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3703 bind (IsInflated);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3704 if (EmitSync & 64) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3705 // If m->owner != null goto IsLocked
a61af66fc99e Initial load
duke
parents:
diff changeset
3706 // Test-and-CAS vs CAS
a61af66fc99e Initial load
duke
parents:
diff changeset
3707 // Pessimistic form avoids futile (doomed) CAS attempts
a61af66fc99e Initial load
duke
parents:
diff changeset
3708 // The optimistic form avoids RTS->RTO cache line upgrades.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3709 ld_ptr(Rmark, ObjectMonitor::owner_offset_in_bytes() - 2, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3710 andcc(Rscratch, Rscratch, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3711 brx(Assembler::notZero, false, Assembler::pn, done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3712 delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3713 // m->owner == null : it's unlocked.
a61af66fc99e Initial load
duke
parents:
diff changeset
3714 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3715
a61af66fc99e Initial load
duke
parents:
diff changeset
3716 // Try to CAS m->owner from null to Self
a61af66fc99e Initial load
duke
parents:
diff changeset
3717 // Invariant: if we acquire the lock then _recursions should be 0.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3718 add(Rmark, ObjectMonitor::owner_offset_in_bytes()-2, Rmark);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3719 mov(G2_thread, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3720 casn(Rmark, G0, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3721 cmp(Rscratch, G0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3722 // ST box->displaced_header = NonZero.
a61af66fc99e Initial load
duke
parents:
diff changeset
3723 // Any non-zero value suffices:
a61af66fc99e Initial load
duke
parents:
diff changeset
3724 // unused_mark(), G2_thread, RBox, RScratch, rsp, etc.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3725 st_ptr(Rbox, Rbox, BasicLock::displaced_header_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3726 // Intentional fall-through into done
a61af66fc99e Initial load
duke
parents:
diff changeset
3727 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3728
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3729 bind (done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3730 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3731
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3732 void MacroAssembler::compiler_unlock_object(Register Roop, Register Rmark,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3733 Register Rbox, Register Rscratch,
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3734 bool try_bias) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3735 Address mark_addr(Roop, oopDesc::mark_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3736
a61af66fc99e Initial load
duke
parents:
diff changeset
3737 Label done ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3738
a61af66fc99e Initial load
duke
parents:
diff changeset
3739 if (EmitSync & 4) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3740 cmp(SP, G0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3741 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3742 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3743
a61af66fc99e Initial load
duke
parents:
diff changeset
3744 if (EmitSync & 8) {
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3745 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3746 biased_locking_exit(mark_addr, Rscratch, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3747 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3748
a61af66fc99e Initial load
duke
parents:
diff changeset
3749 // Test first if it is a fast recursive unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
3750 ld_ptr(Rbox, BasicLock::displaced_header_offset_in_bytes(), Rmark);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3751 br_null_short(Rmark, Assembler::pt, done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3752
a61af66fc99e Initial load
duke
parents:
diff changeset
3753 // Check if it is still a light weight lock, this is is true if we see
a61af66fc99e Initial load
duke
parents:
diff changeset
3754 // the stack address of the basicLock in the markOop of the object
a61af66fc99e Initial load
duke
parents:
diff changeset
3755 assert(mark_addr.disp() == 0, "cas must take a zero displacement");
a61af66fc99e Initial load
duke
parents:
diff changeset
3756 casx_under_lock(mark_addr.base(), Rbox, Rmark,
a61af66fc99e Initial load
duke
parents:
diff changeset
3757 (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr());
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3758 ba(done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3759 delayed()->cmp(Rbox, Rmark);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3760 bind(done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3761 return ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3762 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3763
a61af66fc99e Initial load
duke
parents:
diff changeset
3764 // Beware ... If the aggregate size of the code emitted by CLO and CUO is
a61af66fc99e Initial load
duke
parents:
diff changeset
3765 // is too large performance rolls abruptly off a cliff.
a61af66fc99e Initial load
duke
parents:
diff changeset
3766 // This could be related to inlining policies, code cache management, or
a61af66fc99e Initial load
duke
parents:
diff changeset
3767 // I$ effects.
a61af66fc99e Initial load
duke
parents:
diff changeset
3768 Label LStacked ;
a61af66fc99e Initial load
duke
parents:
diff changeset
3769
420
a1980da045cc 6462850: generate biased locking code in C2 ideal graph
kvn
parents: 356
diff changeset
3770 if (try_bias) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3771 // TODO: eliminate redundant LDs of obj->mark
a61af66fc99e Initial load
duke
parents:
diff changeset
3772 biased_locking_exit(mark_addr, Rscratch, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3773 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3774
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3775 ld_ptr(Roop, oopDesc::mark_offset_in_bytes(), Rmark);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3776 ld_ptr(Rbox, BasicLock::displaced_header_offset_in_bytes(), Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3777 andcc(Rscratch, Rscratch, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3778 brx(Assembler::zero, false, Assembler::pn, done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3779 delayed()->nop(); // consider: relocate fetch of mark, above, into this DS
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3780 andcc(Rmark, 2, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3781 brx(Assembler::zero, false, Assembler::pt, LStacked);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3782 delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3783
a61af66fc99e Initial load
duke
parents:
diff changeset
3784 // It's inflated
a61af66fc99e Initial load
duke
parents:
diff changeset
3785 // Conceptually we need a #loadstore|#storestore "release" MEMBAR before
a61af66fc99e Initial load
duke
parents:
diff changeset
3786 // the ST of 0 into _owner which releases the lock. This prevents loads
a61af66fc99e Initial load
duke
parents:
diff changeset
3787 // and stores within the critical section from reordering (floating)
a61af66fc99e Initial load
duke
parents:
diff changeset
3788 // past the store that releases the lock. But TSO is a strong memory model
a61af66fc99e Initial load
duke
parents:
diff changeset
3789 // and that particular flavor of barrier is a noop, so we can safely elide it.
a61af66fc99e Initial load
duke
parents:
diff changeset
3790 // Note that we use 1-0 locking by default for the inflated case. We
a61af66fc99e Initial load
duke
parents:
diff changeset
3791 // close the resultant (and rare) race by having contented threads in
a61af66fc99e Initial load
duke
parents:
diff changeset
3792 // monitorenter periodically poll _owner.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3793 ld_ptr(Rmark, ObjectMonitor::owner_offset_in_bytes() - 2, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3794 ld_ptr(Rmark, ObjectMonitor::recursions_offset_in_bytes() - 2, Rbox);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3795 xor3(Rscratch, G2_thread, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3796 orcc(Rbox, Rscratch, Rbox);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3797 brx(Assembler::notZero, false, Assembler::pn, done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3798 delayed()->
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3799 ld_ptr(Rmark, ObjectMonitor::EntryList_offset_in_bytes() - 2, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3800 ld_ptr(Rmark, ObjectMonitor::cxq_offset_in_bytes() - 2, Rbox);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3801 orcc(Rbox, Rscratch, G0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3802 if (EmitSync & 65536) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3803 Label LSucc ;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3804 brx(Assembler::notZero, false, Assembler::pn, LSucc);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3805 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3806 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3807 delayed()->st_ptr(G0, Rmark, ObjectMonitor::owner_offset_in_bytes() - 2);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3808
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3809 bind(LSucc);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3810 st_ptr(G0, Rmark, ObjectMonitor::owner_offset_in_bytes() - 2);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3811 if (os::is_MP()) { membar (StoreLoad); }
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3812 ld_ptr(Rmark, ObjectMonitor::succ_offset_in_bytes() - 2, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3813 andcc(Rscratch, Rscratch, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3814 brx(Assembler::notZero, false, Assembler::pt, done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3815 delayed()->andcc(G0, G0, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3816 add(Rmark, ObjectMonitor::owner_offset_in_bytes()-2, Rmark);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3817 mov(G2_thread, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3818 casn(Rmark, G0, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3819 // invert icc.zf and goto done
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3820 br_notnull(Rscratch, false, Assembler::pt, done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3821 delayed()->cmp(G0, G0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3822 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3823 delayed()->cmp(G0, 1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3824 } else {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3825 brx(Assembler::notZero, false, Assembler::pn, done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3826 delayed()->nop();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3827 ba(done);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3828 delayed()->st_ptr(G0, Rmark, ObjectMonitor::owner_offset_in_bytes() - 2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3829 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3830
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3831 bind (LStacked);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3832 // Consider: we could replace the expensive CAS in the exit
a61af66fc99e Initial load
duke
parents:
diff changeset
3833 // path with a simple ST of the displaced mark value fetched from
a61af66fc99e Initial load
duke
parents:
diff changeset
3834 // the on-stack basiclock box. That admits a race where a thread T2
a61af66fc99e Initial load
duke
parents:
diff changeset
3835 // in the slow lock path -- inflating with monitor M -- could race a
a61af66fc99e Initial load
duke
parents:
diff changeset
3836 // thread T1 in the fast unlock path, resulting in a missed wakeup for T2.
a61af66fc99e Initial load
duke
parents:
diff changeset
3837 // More precisely T1 in the stack-lock unlock path could "stomp" the
a61af66fc99e Initial load
duke
parents:
diff changeset
3838 // inflated mark value M installed by T2, resulting in an orphan
a61af66fc99e Initial load
duke
parents:
diff changeset
3839 // object monitor M and T2 becoming stranded. We can remedy that situation
a61af66fc99e Initial load
duke
parents:
diff changeset
3840 // by having T2 periodically poll the object's mark word using timed wait
a61af66fc99e Initial load
duke
parents:
diff changeset
3841 // operations. If T2 discovers that a stomp has occurred it vacates
a61af66fc99e Initial load
duke
parents:
diff changeset
3842 // the monitor M and wakes any other threads stranded on the now-orphan M.
a61af66fc99e Initial load
duke
parents:
diff changeset
3843 // In addition the monitor scavenger, which performs deflation,
a61af66fc99e Initial load
duke
parents:
diff changeset
3844 // would also need to check for orpan monitors and stranded threads.
a61af66fc99e Initial load
duke
parents:
diff changeset
3845 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3846 // Finally, inflation is also used when T2 needs to assign a hashCode
a61af66fc99e Initial load
duke
parents:
diff changeset
3847 // to O and O is stack-locked by T1. The "stomp" race could cause
a61af66fc99e Initial load
duke
parents:
diff changeset
3848 // an assigned hashCode value to be lost. We can avoid that condition
a61af66fc99e Initial load
duke
parents:
diff changeset
3849 // and provide the necessary hashCode stability invariants by ensuring
a61af66fc99e Initial load
duke
parents:
diff changeset
3850 // that hashCode generation is idempotent between copying GCs.
a61af66fc99e Initial load
duke
parents:
diff changeset
3851 // For example we could compute the hashCode of an object O as
a61af66fc99e Initial load
duke
parents:
diff changeset
3852 // O's heap address XOR some high quality RNG value that is refreshed
a61af66fc99e Initial load
duke
parents:
diff changeset
3853 // at GC-time. The monitor scavenger would install the hashCode
a61af66fc99e Initial load
duke
parents:
diff changeset
3854 // found in any orphan monitors. Again, the mechanism admits a
a61af66fc99e Initial load
duke
parents:
diff changeset
3855 // lost-update "stomp" WAW race but detects and recovers as needed.
a61af66fc99e Initial load
duke
parents:
diff changeset
3856 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3857 // A prototype implementation showed excellent results, although
a61af66fc99e Initial load
duke
parents:
diff changeset
3858 // the scavenger and timeout code was rather involved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3859
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3860 casn(mark_addr.base(), Rbox, Rscratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3861 cmp(Rbox, Rscratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3862 // Intentional fall through into done ...
a61af66fc99e Initial load
duke
parents:
diff changeset
3863
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3864 bind(done);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3865 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3866
a61af66fc99e Initial load
duke
parents:
diff changeset
3867
a61af66fc99e Initial load
duke
parents:
diff changeset
3868
a61af66fc99e Initial load
duke
parents:
diff changeset
3869 void MacroAssembler::print_CPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3870 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3871 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3872
a61af66fc99e Initial load
duke
parents:
diff changeset
3873 void MacroAssembler::verify_FPU(int stack_depth, const char* s) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3874 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3875 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3876
a61af66fc99e Initial load
duke
parents:
diff changeset
3877 void MacroAssembler::push_IU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3878 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3879 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3880
a61af66fc99e Initial load
duke
parents:
diff changeset
3881
a61af66fc99e Initial load
duke
parents:
diff changeset
3882 void MacroAssembler::pop_IU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3883 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3884 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3885
a61af66fc99e Initial load
duke
parents:
diff changeset
3886
a61af66fc99e Initial load
duke
parents:
diff changeset
3887 void MacroAssembler::push_FPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3888 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3889 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3890
a61af66fc99e Initial load
duke
parents:
diff changeset
3891
a61af66fc99e Initial load
duke
parents:
diff changeset
3892 void MacroAssembler::pop_FPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3893 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3894 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3895
a61af66fc99e Initial load
duke
parents:
diff changeset
3896
a61af66fc99e Initial load
duke
parents:
diff changeset
3897 void MacroAssembler::push_CPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3898 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3899 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3900
a61af66fc99e Initial load
duke
parents:
diff changeset
3901
a61af66fc99e Initial load
duke
parents:
diff changeset
3902 void MacroAssembler::pop_CPU_state() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3903 // %%%%% need to implement this
a61af66fc99e Initial load
duke
parents:
diff changeset
3904 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3905
a61af66fc99e Initial load
duke
parents:
diff changeset
3906
a61af66fc99e Initial load
duke
parents:
diff changeset
3907
a61af66fc99e Initial load
duke
parents:
diff changeset
3908 void MacroAssembler::verify_tlab() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3909 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3910 if (UseTLAB && VerifyOops) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3911 Label next, next2, ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
3912 Register t1 = L0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3913 Register t2 = L1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3914 Register t3 = L2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3915
a61af66fc99e Initial load
duke
parents:
diff changeset
3916 save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3917 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3918 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_start_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3919 or3(t1, t2, t3);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3920 cmp_and_br_short(t1, t2, Assembler::greaterEqual, Assembler::pn, next);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3921 stop("assert(top >= start)");
a61af66fc99e Initial load
duke
parents:
diff changeset
3922 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
3923
a61af66fc99e Initial load
duke
parents:
diff changeset
3924 bind(next);
a61af66fc99e Initial load
duke
parents:
diff changeset
3925 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3926 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_end_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3927 or3(t3, t2, t3);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3928 cmp_and_br_short(t1, t2, Assembler::lessEqual, Assembler::pn, next2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3929 stop("assert(top <= end)");
a61af66fc99e Initial load
duke
parents:
diff changeset
3930 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
3931
a61af66fc99e Initial load
duke
parents:
diff changeset
3932 bind(next2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3933 and3(t3, MinObjAlignmentInBytesMask, t3);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3934 cmp_and_br_short(t3, 0, Assembler::lessEqual, Assembler::pn, ok);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3935 stop("assert(aligned)");
a61af66fc99e Initial load
duke
parents:
diff changeset
3936 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
3937
a61af66fc99e Initial load
duke
parents:
diff changeset
3938 bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
3939 restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3940 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3941 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3942 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3943
a61af66fc99e Initial load
duke
parents:
diff changeset
3944
a61af66fc99e Initial load
duke
parents:
diff changeset
3945 void MacroAssembler::eden_allocate(
a61af66fc99e Initial load
duke
parents:
diff changeset
3946 Register obj, // result: pointer to object after successful allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
3947 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise
a61af66fc99e Initial load
duke
parents:
diff changeset
3948 int con_size_in_bytes, // object size in bytes if known at compile time
a61af66fc99e Initial load
duke
parents:
diff changeset
3949 Register t1, // temp register
a61af66fc99e Initial load
duke
parents:
diff changeset
3950 Register t2, // temp register
a61af66fc99e Initial load
duke
parents:
diff changeset
3951 Label& slow_case // continuation point if fast allocation fails
a61af66fc99e Initial load
duke
parents:
diff changeset
3952 ){
a61af66fc99e Initial load
duke
parents:
diff changeset
3953 // make sure arguments make sense
a61af66fc99e Initial load
duke
parents:
diff changeset
3954 assert_different_registers(obj, var_size_in_bytes, t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3955 assert(0 <= con_size_in_bytes && Assembler::is_simm13(con_size_in_bytes), "illegal object size");
a61af66fc99e Initial load
duke
parents:
diff changeset
3956 assert((con_size_in_bytes & MinObjAlignmentInBytesMask) == 0, "object size is not multiple of alignment");
a61af66fc99e Initial load
duke
parents:
diff changeset
3957
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3958 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3959 // No allocation in the shared eden.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3960 ba_short(slow_case);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3961 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3962 // get eden boundaries
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3963 // note: we need both top & top_addr!
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3964 const Register top_addr = t1;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3965 const Register end = t2;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3966
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3967 CollectedHeap* ch = Universe::heap();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3968 set((intx)ch->top_addr(), top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3969 intx delta = (intx)ch->end_addr() - (intx)ch->top_addr();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3970 ld_ptr(top_addr, delta, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3971 ld_ptr(top_addr, 0, obj);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3972
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3973 // try to allocate
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3974 Label retry;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3975 bind(retry);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3976 #ifdef ASSERT
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3977 // make sure eden top is properly aligned
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3978 {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3979 Label L;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3980 btst(MinObjAlignmentInBytesMask, obj);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3981 br(Assembler::zero, false, Assembler::pt, L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3982 delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3983 stop("eden top is not properly aligned");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3984 bind(L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3985 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3986 #endif // ASSERT
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3987 const Register free = end;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3988 sub(end, obj, free); // compute amount of free space
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3989 if (var_size_in_bytes->is_valid()) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3990 // size is unknown at compile time
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3991 cmp(free, var_size_in_bytes);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3992 br(Assembler::lessUnsigned, false, Assembler::pn, slow_case); // if there is not enough space go the slow case
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3993 delayed()->add(obj, var_size_in_bytes, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3994 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3995 // size is known at compile time
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3996 cmp(free, con_size_in_bytes);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3997 br(Assembler::lessUnsigned, false, Assembler::pn, slow_case); // if there is not enough space go the slow case
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3998 delayed()->add(obj, con_size_in_bytes, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
3999 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4000 // Compare obj with the value at top_addr; if still equal, swap the value of
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4001 // end with the value at top_addr. If not equal, read the value at top_addr
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4002 // into end.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4003 casx_under_lock(top_addr, obj, end, (address)StubRoutines::Sparc::atomic_memory_operation_lock_addr());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4004 // if someone beat us on the allocation, try again, otherwise continue
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4005 cmp(obj, end);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4006 brx(Assembler::notEqual, false, Assembler::pn, retry);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4007 delayed()->mov(end, obj); // nop if successfull since obj == end
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4008
a61af66fc99e Initial load
duke
parents:
diff changeset
4009 #ifdef ASSERT
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4010 // make sure eden top is properly aligned
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4011 {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4012 Label L;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4013 const Register top_addr = t1;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4014
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4015 set((intx)ch->top_addr(), top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4016 ld_ptr(top_addr, 0, top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4017 btst(MinObjAlignmentInBytesMask, top_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4018 br(Assembler::zero, false, Assembler::pt, L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4019 delayed()->nop();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4020 stop("eden top is not properly aligned");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4021 bind(L);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4022 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4023 #endif // ASSERT
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4024 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4025 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4026
a61af66fc99e Initial load
duke
parents:
diff changeset
4027
a61af66fc99e Initial load
duke
parents:
diff changeset
4028 void MacroAssembler::tlab_allocate(
a61af66fc99e Initial load
duke
parents:
diff changeset
4029 Register obj, // result: pointer to object after successful allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
4030 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise
a61af66fc99e Initial load
duke
parents:
diff changeset
4031 int con_size_in_bytes, // object size in bytes if known at compile time
a61af66fc99e Initial load
duke
parents:
diff changeset
4032 Register t1, // temp register
a61af66fc99e Initial load
duke
parents:
diff changeset
4033 Label& slow_case // continuation point if fast allocation fails
a61af66fc99e Initial load
duke
parents:
diff changeset
4034 ){
a61af66fc99e Initial load
duke
parents:
diff changeset
4035 // make sure arguments make sense
a61af66fc99e Initial load
duke
parents:
diff changeset
4036 assert_different_registers(obj, var_size_in_bytes, t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4037 assert(0 <= con_size_in_bytes && is_simm13(con_size_in_bytes), "illegal object size");
a61af66fc99e Initial load
duke
parents:
diff changeset
4038 assert((con_size_in_bytes & MinObjAlignmentInBytesMask) == 0, "object size is not multiple of alignment");
a61af66fc99e Initial load
duke
parents:
diff changeset
4039
a61af66fc99e Initial load
duke
parents:
diff changeset
4040 const Register free = t1;
a61af66fc99e Initial load
duke
parents:
diff changeset
4041
a61af66fc99e Initial load
duke
parents:
diff changeset
4042 verify_tlab();
a61af66fc99e Initial load
duke
parents:
diff changeset
4043
a61af66fc99e Initial load
duke
parents:
diff changeset
4044 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), obj);
a61af66fc99e Initial load
duke
parents:
diff changeset
4045
a61af66fc99e Initial load
duke
parents:
diff changeset
4046 // calculate amount of free space
a61af66fc99e Initial load
duke
parents:
diff changeset
4047 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_end_offset()), free);
a61af66fc99e Initial load
duke
parents:
diff changeset
4048 sub(free, obj, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
4049
a61af66fc99e Initial load
duke
parents:
diff changeset
4050 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
4051 if (var_size_in_bytes == noreg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4052 cmp(free, con_size_in_bytes);
a61af66fc99e Initial load
duke
parents:
diff changeset
4053 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
4054 cmp(free, var_size_in_bytes);
a61af66fc99e Initial load
duke
parents:
diff changeset
4055 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4056 br(Assembler::less, false, Assembler::pn, slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
4057 // calculate the new top pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
4058 if (var_size_in_bytes == noreg) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4059 delayed()->add(obj, con_size_in_bytes, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
4060 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
4061 delayed()->add(obj, var_size_in_bytes, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
4062 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4063
a61af66fc99e Initial load
duke
parents:
diff changeset
4064 bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
4065
a61af66fc99e Initial load
duke
parents:
diff changeset
4066 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
4067 // make sure new free pointer is properly aligned
a61af66fc99e Initial load
duke
parents:
diff changeset
4068 {
a61af66fc99e Initial load
duke
parents:
diff changeset
4069 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
4070 btst(MinObjAlignmentInBytesMask, free);
a61af66fc99e Initial load
duke
parents:
diff changeset
4071 br(Assembler::zero, false, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
4072 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4073 stop("updated TLAB free is not properly aligned");
a61af66fc99e Initial load
duke
parents:
diff changeset
4074 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
4075 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4076 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
4077
a61af66fc99e Initial load
duke
parents:
diff changeset
4078 // update the tlab top pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
4079 st_ptr(free, G2_thread, in_bytes(JavaThread::tlab_top_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4080 verify_tlab();
a61af66fc99e Initial load
duke
parents:
diff changeset
4081 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4082
a61af66fc99e Initial load
duke
parents:
diff changeset
4083
a61af66fc99e Initial load
duke
parents:
diff changeset
4084 void MacroAssembler::tlab_refill(Label& retry, Label& try_eden, Label& slow_case) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4085 Register top = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
4086 Register t1 = G1;
a61af66fc99e Initial load
duke
parents:
diff changeset
4087 Register t2 = G3;
a61af66fc99e Initial load
duke
parents:
diff changeset
4088 Register t3 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
4089 assert_different_registers(top, t1, t2, t3, G4, G5 /* preserve G4 and G5 */);
a61af66fc99e Initial load
duke
parents:
diff changeset
4090 Label do_refill, discard_tlab;
a61af66fc99e Initial load
duke
parents:
diff changeset
4091
a61af66fc99e Initial load
duke
parents:
diff changeset
4092 if (CMSIncrementalMode || !Universe::heap()->supports_inline_contig_alloc()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4093 // No allocation in the shared eden.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4094 ba_short(slow_case);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4095 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4096
a61af66fc99e Initial load
duke
parents:
diff changeset
4097 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_top_offset()), top);
a61af66fc99e Initial load
duke
parents:
diff changeset
4098 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_end_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4099 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_refill_waste_limit_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4100
a61af66fc99e Initial load
duke
parents:
diff changeset
4101 // calculate amount of free space
a61af66fc99e Initial load
duke
parents:
diff changeset
4102 sub(t1, top, t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4103 srl_ptr(t1, LogHeapWordSize, t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4104
a61af66fc99e Initial load
duke
parents:
diff changeset
4105 // Retain tlab and allocate object in shared space if
a61af66fc99e Initial load
duke
parents:
diff changeset
4106 // the amount free in the tlab is too large to discard.
a61af66fc99e Initial load
duke
parents:
diff changeset
4107 cmp(t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4108 brx(Assembler::lessEqual, false, Assembler::pt, discard_tlab);
a61af66fc99e Initial load
duke
parents:
diff changeset
4109
a61af66fc99e Initial load
duke
parents:
diff changeset
4110 // increment waste limit to prevent getting stuck on this slow path
a61af66fc99e Initial load
duke
parents:
diff changeset
4111 delayed()->add(t2, ThreadLocalAllocBuffer::refill_waste_limit_increment(), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4112 st_ptr(t2, G2_thread, in_bytes(JavaThread::tlab_refill_waste_limit_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4113 if (TLABStats) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4114 // increment number of slow_allocations
a61af66fc99e Initial load
duke
parents:
diff changeset
4115 ld(G2_thread, in_bytes(JavaThread::tlab_slow_allocations_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4116 add(t2, 1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4117 stw(t2, G2_thread, in_bytes(JavaThread::tlab_slow_allocations_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4118 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4119 ba_short(try_eden);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4120
a61af66fc99e Initial load
duke
parents:
diff changeset
4121 bind(discard_tlab);
a61af66fc99e Initial load
duke
parents:
diff changeset
4122 if (TLABStats) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4123 // increment number of refills
a61af66fc99e Initial load
duke
parents:
diff changeset
4124 ld(G2_thread, in_bytes(JavaThread::tlab_number_of_refills_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4125 add(t2, 1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4126 stw(t2, G2_thread, in_bytes(JavaThread::tlab_number_of_refills_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4127 // accumulate wastage
a61af66fc99e Initial load
duke
parents:
diff changeset
4128 ld(G2_thread, in_bytes(JavaThread::tlab_fast_refill_waste_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4129 add(t2, t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4130 stw(t2, G2_thread, in_bytes(JavaThread::tlab_fast_refill_waste_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4131 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4132
a61af66fc99e Initial load
duke
parents:
diff changeset
4133 // if tlab is currently allocated (top or end != null) then
a61af66fc99e Initial load
duke
parents:
diff changeset
4134 // fill [top, end + alignment_reserve) with array object
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4135 br_null_short(top, Assembler::pn, do_refill);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4136
a61af66fc99e Initial load
duke
parents:
diff changeset
4137 set((intptr_t)markOopDesc::prototype()->copy_set_hash(0x2), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4138 st_ptr(t2, top, oopDesc::mark_offset_in_bytes()); // set up the mark word
a61af66fc99e Initial load
duke
parents:
diff changeset
4139 // set klass to intArrayKlass
a61af66fc99e Initial load
duke
parents:
diff changeset
4140 sub(t1, typeArrayOopDesc::header_size(T_INT), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4141 add(t1, ThreadLocalAllocBuffer::alignment_reserve(), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4142 sll_ptr(t1, log2_intptr(HeapWordSize/sizeof(jint)), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4143 st(t1, top, arrayOopDesc::length_offset_in_bytes());
167
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4144 set((intptr_t)Universe::intArrayKlassObj_addr(), t2);
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4145 ld_ptr(t2, 0, t2);
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4146 // store klass last. concurrent gcs assumes klass length is valid if
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4147 // klass field is not null.
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4148 store_klass(t2, top);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4149 verify_oop(top);
a61af66fc99e Initial load
duke
parents:
diff changeset
4150
2100
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4151 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_start_offset()), t1);
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4152 sub(top, t1, t1); // size of tlab's allocated portion
2127
5577848f5923 7011463: Sparc MacroAssembler::incr_allocated_bytes() needs a RegisterOrConstant argument
phh
parents: 2102
diff changeset
4153 incr_allocated_bytes(t1, t2, t3);
2100
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4154
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4155 // refill the tlab with an eden allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
4156 bind(do_refill);
a61af66fc99e Initial load
duke
parents:
diff changeset
4157 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_size_offset()), t1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4158 sll_ptr(t1, LogHeapWordSize, t1);
2100
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4159 // allocate new tlab, address returned in top
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4160 eden_allocate(top, t1, 0, t2, t3, slow_case);
a61af66fc99e Initial load
duke
parents:
diff changeset
4161
a61af66fc99e Initial load
duke
parents:
diff changeset
4162 st_ptr(top, G2_thread, in_bytes(JavaThread::tlab_start_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4163 st_ptr(top, G2_thread, in_bytes(JavaThread::tlab_top_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4164 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
4165 // check that tlab_size (t1) is still valid
a61af66fc99e Initial load
duke
parents:
diff changeset
4166 {
a61af66fc99e Initial load
duke
parents:
diff changeset
4167 Label ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
4168 ld_ptr(G2_thread, in_bytes(JavaThread::tlab_size_offset()), t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4169 sll_ptr(t2, LogHeapWordSize, t2);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4170 cmp_and_br_short(t1, t2, Assembler::equal, Assembler::pt, ok);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4171 stop("assert(t1 == tlab_size)");
a61af66fc99e Initial load
duke
parents:
diff changeset
4172 should_not_reach_here();
a61af66fc99e Initial load
duke
parents:
diff changeset
4173
a61af66fc99e Initial load
duke
parents:
diff changeset
4174 bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
4175 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4176 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
4177 add(top, t1, top); // t1 is tlab_size
a61af66fc99e Initial load
duke
parents:
diff changeset
4178 sub(top, ThreadLocalAllocBuffer::alignment_reserve_in_bytes(), top);
a61af66fc99e Initial load
duke
parents:
diff changeset
4179 st_ptr(top, G2_thread, in_bytes(JavaThread::tlab_end_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4180 verify_tlab();
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4181 ba_short(retry);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4182 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4183
2127
5577848f5923 7011463: Sparc MacroAssembler::incr_allocated_bytes() needs a RegisterOrConstant argument
phh
parents: 2102
diff changeset
4184 void MacroAssembler::incr_allocated_bytes(RegisterOrConstant size_in_bytes,
5577848f5923 7011463: Sparc MacroAssembler::incr_allocated_bytes() needs a RegisterOrConstant argument
phh
parents: 2102
diff changeset
4185 Register t1, Register t2) {
2100
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4186 // Bump total bytes allocated by this thread
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4187 assert(t1->is_global(), "must be global reg"); // so all 64 bits are saved on a context switch
2127
5577848f5923 7011463: Sparc MacroAssembler::incr_allocated_bytes() needs a RegisterOrConstant argument
phh
parents: 2102
diff changeset
4188 assert_different_registers(size_in_bytes.register_or_noreg(), t1, t2);
2100
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4189 // v8 support has gone the way of the dodo
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4190 ldx(G2_thread, in_bytes(JavaThread::allocated_bytes_offset()), t1);
2127
5577848f5923 7011463: Sparc MacroAssembler::incr_allocated_bytes() needs a RegisterOrConstant argument
phh
parents: 2102
diff changeset
4191 add(t1, ensure_simm13_or_reg(size_in_bytes, t2), t1);
2100
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4192 stx(t1, G2_thread, in_bytes(JavaThread::allocated_bytes_offset()));
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4193 }
b1a2afa37ec4 7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents: 2008
diff changeset
4194
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4195 Assembler::Condition MacroAssembler::negate_condition(Assembler::Condition cond) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4196 switch (cond) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4197 // Note some conditions are synonyms for others
a61af66fc99e Initial load
duke
parents:
diff changeset
4198 case Assembler::never: return Assembler::always;
a61af66fc99e Initial load
duke
parents:
diff changeset
4199 case Assembler::zero: return Assembler::notZero;
a61af66fc99e Initial load
duke
parents:
diff changeset
4200 case Assembler::lessEqual: return Assembler::greater;
a61af66fc99e Initial load
duke
parents:
diff changeset
4201 case Assembler::less: return Assembler::greaterEqual;
a61af66fc99e Initial load
duke
parents:
diff changeset
4202 case Assembler::lessEqualUnsigned: return Assembler::greaterUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4203 case Assembler::lessUnsigned: return Assembler::greaterEqualUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4204 case Assembler::negative: return Assembler::positive;
a61af66fc99e Initial load
duke
parents:
diff changeset
4205 case Assembler::overflowSet: return Assembler::overflowClear;
a61af66fc99e Initial load
duke
parents:
diff changeset
4206 case Assembler::always: return Assembler::never;
a61af66fc99e Initial load
duke
parents:
diff changeset
4207 case Assembler::notZero: return Assembler::zero;
a61af66fc99e Initial load
duke
parents:
diff changeset
4208 case Assembler::greater: return Assembler::lessEqual;
a61af66fc99e Initial load
duke
parents:
diff changeset
4209 case Assembler::greaterEqual: return Assembler::less;
a61af66fc99e Initial load
duke
parents:
diff changeset
4210 case Assembler::greaterUnsigned: return Assembler::lessEqualUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4211 case Assembler::greaterEqualUnsigned: return Assembler::lessUnsigned;
a61af66fc99e Initial load
duke
parents:
diff changeset
4212 case Assembler::positive: return Assembler::negative;
a61af66fc99e Initial load
duke
parents:
diff changeset
4213 case Assembler::overflowClear: return Assembler::overflowSet;
a61af66fc99e Initial load
duke
parents:
diff changeset
4214 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4215
a61af66fc99e Initial load
duke
parents:
diff changeset
4216 ShouldNotReachHere(); return Assembler::overflowClear;
a61af66fc99e Initial load
duke
parents:
diff changeset
4217 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4218
a61af66fc99e Initial load
duke
parents:
diff changeset
4219 void MacroAssembler::cond_inc(Assembler::Condition cond, address counter_ptr,
a61af66fc99e Initial load
duke
parents:
diff changeset
4220 Register Rtmp1, Register Rtmp2 /*, Register Rtmp3, Register Rtmp4 */) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4221 Condition negated_cond = negate_condition(cond);
a61af66fc99e Initial load
duke
parents:
diff changeset
4222 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
4223 brx(negated_cond, false, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
4224 delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4225 inc_counter(counter_ptr, Rtmp1, Rtmp2);
a61af66fc99e Initial load
duke
parents:
diff changeset
4226 bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
4227 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4228
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4229 void MacroAssembler::inc_counter(address counter_addr, Register Rtmp1, Register Rtmp2) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4230 AddressLiteral addrlit(counter_addr);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4231 sethi(addrlit, Rtmp1); // Move hi22 bits into temporary register.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4232 Address addr(Rtmp1, addrlit.low10()); // Build an address with low10 bits.
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4233 ld(addr, Rtmp2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4234 inc(Rtmp2);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4235 st(Rtmp2, addr);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4236 }
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4237
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4238 void MacroAssembler::inc_counter(int* counter_addr, Register Rtmp1, Register Rtmp2) {
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4239 inc_counter((address) counter_addr, Rtmp1, Rtmp2);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4240 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4241
a61af66fc99e Initial load
duke
parents:
diff changeset
4242 SkipIfEqual::SkipIfEqual(
a61af66fc99e Initial load
duke
parents:
diff changeset
4243 MacroAssembler* masm, Register temp, const bool* flag_addr,
a61af66fc99e Initial load
duke
parents:
diff changeset
4244 Assembler::Condition condition) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4245 _masm = masm;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4246 AddressLiteral flag(flag_addr);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4247 _masm->sethi(flag, temp);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4248 _masm->ldub(temp, flag.low10(), temp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4249 _masm->tst(temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
4250 _masm->br(condition, false, Assembler::pt, _label);
a61af66fc99e Initial load
duke
parents:
diff changeset
4251 _masm->delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
4252 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4253
a61af66fc99e Initial load
duke
parents:
diff changeset
4254 SkipIfEqual::~SkipIfEqual() {
a61af66fc99e Initial load
duke
parents:
diff changeset
4255 _masm->bind(_label);
a61af66fc99e Initial load
duke
parents:
diff changeset
4256 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4257
a61af66fc99e Initial load
duke
parents:
diff changeset
4258
a61af66fc99e Initial load
duke
parents:
diff changeset
4259 // Writes to stack successive pages until offset reached to check for
a61af66fc99e Initial load
duke
parents:
diff changeset
4260 // stack overflow + shadow pages. This clobbers tsp and scratch.
a61af66fc99e Initial load
duke
parents:
diff changeset
4261 void MacroAssembler::bang_stack_size(Register Rsize, Register Rtsp,
a61af66fc99e Initial load
duke
parents:
diff changeset
4262 Register Rscratch) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4263 // Use stack pointer in temp stack pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
4264 mov(SP, Rtsp);
a61af66fc99e Initial load
duke
parents:
diff changeset
4265
a61af66fc99e Initial load
duke
parents:
diff changeset
4266 // Bang stack for total size given plus stack shadow page size.
a61af66fc99e Initial load
duke
parents:
diff changeset
4267 // Bang one page at a time because a large size can overflow yellow and
a61af66fc99e Initial load
duke
parents:
diff changeset
4268 // red zones (the bang will fail but stack overflow handling can't tell that
a61af66fc99e Initial load
duke
parents:
diff changeset
4269 // it was a stack overflow bang vs a regular segv).
a61af66fc99e Initial load
duke
parents:
diff changeset
4270 int offset = os::vm_page_size();
a61af66fc99e Initial load
duke
parents:
diff changeset
4271 Register Roffset = Rscratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
4272
a61af66fc99e Initial load
duke
parents:
diff changeset
4273 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
4274 bind(loop);
a61af66fc99e Initial load
duke
parents:
diff changeset
4275 set((-offset)+STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4276 st(G0, Rtsp, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4277 set(offset, Roffset);
a61af66fc99e Initial load
duke
parents:
diff changeset
4278 sub(Rsize, Roffset, Rsize);
a61af66fc99e Initial load
duke
parents:
diff changeset
4279 cmp(Rsize, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
4280 br(Assembler::greater, false, Assembler::pn, loop);
a61af66fc99e Initial load
duke
parents:
diff changeset
4281 delayed()->sub(Rtsp, Roffset, Rtsp);
a61af66fc99e Initial load
duke
parents:
diff changeset
4282
a61af66fc99e Initial load
duke
parents:
diff changeset
4283 // Bang down shadow pages too.
a61af66fc99e Initial load
duke
parents:
diff changeset
4284 // The -1 because we already subtracted 1 page.
a61af66fc99e Initial load
duke
parents:
diff changeset
4285 for (int i = 0; i< StackShadowPages-1; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
4286 set((-i*offset)+STACK_BIAS, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4287 st(G0, Rtsp, Rscratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
4288 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4289 }
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4290
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4291 ///////////////////////////////////////////////////////////////////////////////////
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4292 #ifndef SERIALGC
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4293
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4294 static address satb_log_enqueue_with_frame = NULL;
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4295 static u_char* satb_log_enqueue_with_frame_end = NULL;
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4296
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4297 static address satb_log_enqueue_frameless = NULL;
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4298 static u_char* satb_log_enqueue_frameless_end = NULL;
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4299
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4300 static int EnqueueCodeSize = 128 DEBUG_ONLY( + 256); // Instructions?
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4301
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4302 static void generate_satb_log_enqueue(bool with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4303 BufferBlob* bb = BufferBlob::create("enqueue_with_frame", EnqueueCodeSize);
1748
3e8fbc61cee8 6978355: renaming for 6961697
twisti
parents: 1680
diff changeset
4304 CodeBuffer buf(bb);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4305 MacroAssembler masm(&buf);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4306
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4307 #define __ masm.
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4308
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4309 address start = __ pc();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4310 Register pre_val;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4311
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4312 Label refill, restart;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4313 if (with_frame) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4314 __ save_frame(0);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4315 pre_val = I0; // Was O0 before the save.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4316 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4317 pre_val = O0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4318 }
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4319
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4320 int satb_q_index_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4321 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4322 PtrQueue::byte_offset_of_index());
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4323
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4324 int satb_q_buf_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4325 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4326 PtrQueue::byte_offset_of_buf());
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4327
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4328 assert(in_bytes(PtrQueue::byte_width_of_index()) == sizeof(intptr_t) &&
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4329 in_bytes(PtrQueue::byte_width_of_buf()) == sizeof(intptr_t),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4330 "check sizes in assembly below");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4331
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4332 __ bind(restart);
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4333
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4334 // Load the index into the SATB buffer. PtrQueue::_index is a size_t
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4335 // so ld_ptr is appropriate.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4336 __ ld_ptr(G2_thread, satb_q_index_byte_offset, L0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4337
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4338 // index == 0?
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4339 __ cmp_and_brx_short(L0, G0, Assembler::equal, Assembler::pn, refill);
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4340
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4341 __ ld_ptr(G2_thread, satb_q_buf_byte_offset, L1);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4342 __ sub(L0, oopSize, L0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4343
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4344 __ st_ptr(pre_val, L1, L0); // [_buf + index] := I0
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4345 if (!with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4346 // Use return-from-leaf
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4347 __ retl();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4348 __ delayed()->st_ptr(L0, G2_thread, satb_q_index_byte_offset);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4349 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4350 // Not delayed.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4351 __ st_ptr(L0, G2_thread, satb_q_index_byte_offset);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4352 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4353 if (with_frame) {
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4354 __ ret();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4355 __ delayed()->restore();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4356 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4357 __ bind(refill);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4358
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4359 address handle_zero =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4360 CAST_FROM_FN_PTR(address,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4361 &SATBMarkQueueSet::handle_zero_index_for_thread);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4362 // This should be rare enough that we can afford to save all the
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4363 // scratch registers that the calling context might be using.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4364 __ mov(G1_scratch, L0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4365 __ mov(G3_scratch, L1);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4366 __ mov(G4, L2);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4367 // We need the value of O0 above (for the write into the buffer), so we
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4368 // save and restore it.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4369 __ mov(O0, L3);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4370 // Since the call will overwrite O7, we save and restore that, as well.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4371 __ mov(O7, L4);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4372 __ call_VM_leaf(L5, handle_zero, G2_thread);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4373 __ mov(L0, G1_scratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4374 __ mov(L1, G3_scratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4375 __ mov(L2, G4);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4376 __ mov(L3, O0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4377 __ br(Assembler::always, /*annul*/false, Assembler::pt, restart);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4378 __ delayed()->mov(L4, O7);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4379
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4380 if (with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4381 satb_log_enqueue_with_frame = start;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4382 satb_log_enqueue_with_frame_end = __ pc();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4383 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4384 satb_log_enqueue_frameless = start;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4385 satb_log_enqueue_frameless_end = __ pc();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4386 }
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4387
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4388 #undef __
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4389 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4390
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4391 static inline void generate_satb_log_enqueue_if_necessary(bool with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4392 if (with_frame) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4393 if (satb_log_enqueue_with_frame == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4394 generate_satb_log_enqueue(with_frame);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4395 assert(satb_log_enqueue_with_frame != 0, "postcondition.");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4396 if (G1SATBPrintStubs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4397 tty->print_cr("Generated with-frame satb enqueue:");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4398 Disassembler::decode((u_char*)satb_log_enqueue_with_frame,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4399 satb_log_enqueue_with_frame_end,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4400 tty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4401 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4402 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4403 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4404 if (satb_log_enqueue_frameless == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4405 generate_satb_log_enqueue(with_frame);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4406 assert(satb_log_enqueue_frameless != 0, "postcondition.");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4407 if (G1SATBPrintStubs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4408 tty->print_cr("Generated frameless satb enqueue:");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4409 Disassembler::decode((u_char*)satb_log_enqueue_frameless,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4410 satb_log_enqueue_frameless_end,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4411 tty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4412 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4413 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4414 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4415 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4416
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4417 void MacroAssembler::g1_write_barrier_pre(Register obj,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4418 Register index,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4419 int offset,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4420 Register pre_val,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4421 Register tmp,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4422 bool preserve_o_regs) {
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4423 Label filtered;
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4424
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4425 if (obj == noreg) {
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4426 // We are not loading the previous value so make
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4427 // sure that we don't trash the value in pre_val
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4428 // with the code below.
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4429 assert_different_registers(pre_val, tmp);
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4430 } else {
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4431 // We will be loading the previous value
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4432 // in this code so...
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4433 assert(offset == 0 || index == noreg, "choose one");
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4434 assert(pre_val == noreg, "check this code");
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4435 }
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4436
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4437 // Is marking active?
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4438 if (in_bytes(PtrQueue::byte_width_of_active()) == 4) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4439 ld(G2,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4440 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4441 PtrQueue::byte_offset_of_active()),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4442 tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4443 } else {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4444 guarantee(in_bytes(PtrQueue::byte_width_of_active()) == 1,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4445 "Assumption");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4446 ldsb(G2,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4447 in_bytes(JavaThread::satb_mark_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4448 PtrQueue::byte_offset_of_active()),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4449 tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4450 }
845
df6caf649ff7 6700789: G1: Enable use of compressed oops with G1 heaps
ysr
parents: 794
diff changeset
4451
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4452 // Is marking active?
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4453 cmp_and_br_short(tmp, G0, Assembler::equal, Assembler::pt, filtered);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4454
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4455 // Do we need to load the previous value?
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4456 if (obj != noreg) {
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4457 // Load the previous value...
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4458 if (index == noreg) {
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4459 if (Assembler::is_simm13(offset)) {
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4460 load_heap_oop(obj, offset, tmp);
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4461 } else {
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4462 set(offset, tmp);
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4463 load_heap_oop(obj, tmp, tmp);
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4464 }
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4465 } else {
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4466 load_heap_oop(obj, index, tmp);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4467 }
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4468 // Previous value has been loaded into tmp
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4469 pre_val = tmp;
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4470 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4471
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4472 assert(pre_val != noreg, "must have a real register");
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4473
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4474 // Is the previous value null?
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4475 cmp_and_brx_short(pre_val, G0, Assembler::equal, Assembler::pt, filtered);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4476
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4477 // OK, it's not filtered, so we'll need to call enqueue. In the normal
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4478 // case, pre_val will be a scratch G-reg, but there are some cases in
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4479 // which it's an O-reg. In the first case, do a normal call. In the
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4480 // latter, do a save here and call the frameless version.
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4481
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4482 guarantee(pre_val->is_global() || pre_val->is_out(),
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4483 "Or we need to think harder.");
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4484
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4485 if (pre_val->is_global() && !preserve_o_regs) {
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4486 generate_satb_log_enqueue_if_necessary(true); // with frame
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4487
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4488 call(satb_log_enqueue_with_frame);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4489 delayed()->mov(pre_val, O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4490 } else {
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4491 generate_satb_log_enqueue_if_necessary(false); // frameless
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4492
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4493 save_frame(0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4494 call(satb_log_enqueue_frameless);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4495 delayed()->mov(pre_val->after_save(), O0);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4496 restore();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4497 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4498
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4499 bind(filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4500 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4501
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4502 static address dirty_card_log_enqueue = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4503 static u_char* dirty_card_log_enqueue_end = 0;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4504
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4505 // This gets to assume that o0 contains the object address.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4506 static void generate_dirty_card_log_enqueue(jbyte* byte_map_base) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4507 BufferBlob* bb = BufferBlob::create("dirty_card_enqueue", EnqueueCodeSize*2);
1748
3e8fbc61cee8 6978355: renaming for 6961697
twisti
parents: 1680
diff changeset
4508 CodeBuffer buf(bb);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4509 MacroAssembler masm(&buf);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4510 #define __ masm.
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4511 address start = __ pc();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4512
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4513 Label not_already_dirty, restart, refill;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4514
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4515 #ifdef _LP64
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4516 __ srlx(O0, CardTableModRefBS::card_shift, O0);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4517 #else
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4518 __ srl(O0, CardTableModRefBS::card_shift, O0);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4519 #endif
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4520 AddressLiteral addrlit(byte_map_base);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4521 __ set(addrlit, O1); // O1 := <card table base>
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4522 __ ldub(O0, O1, O2); // O2 := [O0 + O1]
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4523
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4524 assert(CardTableModRefBS::dirty_card_val() == 0, "otherwise check this code");
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4525 __ cmp_and_br_short(O2, G0, Assembler::notEqual, Assembler::pt, not_already_dirty);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4526
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4527 // We didn't take the branch, so we're already dirty: return.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4528 // Use return-from-leaf
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4529 __ retl();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4530 __ delayed()->nop();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4531
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4532 // Not dirty.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4533 __ bind(not_already_dirty);
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4534
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4535 // Get O0 + O1 into a reg by itself
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4536 __ add(O0, O1, O3);
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4537
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4538 // First, dirty it.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4539 __ stb(G0, O3, G0); // [cardPtr] := 0 (i.e., dirty).
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4540
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4541 int dirty_card_q_index_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4542 in_bytes(JavaThread::dirty_card_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4543 PtrQueue::byte_offset_of_index());
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4544 int dirty_card_q_buf_byte_offset =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4545 in_bytes(JavaThread::dirty_card_queue_offset() +
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4546 PtrQueue::byte_offset_of_buf());
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4547 __ bind(restart);
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4548
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4549 // Load the index into the update buffer. PtrQueue::_index is
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4550 // a size_t so ld_ptr is appropriate here.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4551 __ ld_ptr(G2_thread, dirty_card_q_index_byte_offset, L0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4552
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4553 // index == 0?
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4554 __ cmp_and_brx_short(L0, G0, Assembler::equal, Assembler::pn, refill);
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4555
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4556 __ ld_ptr(G2_thread, dirty_card_q_buf_byte_offset, L1);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4557 __ sub(L0, oopSize, L0);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4558
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4559 __ st_ptr(O3, L1, L0); // [_buf + index] := I0
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4560 // Use return-from-leaf
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4561 __ retl();
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4562 __ delayed()->st_ptr(L0, G2_thread, dirty_card_q_index_byte_offset);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4563
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4564 __ bind(refill);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4565 address handle_zero =
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4566 CAST_FROM_FN_PTR(address,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4567 &DirtyCardQueueSet::handle_zero_index_for_thread);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4568 // This should be rare enough that we can afford to save all the
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4569 // scratch registers that the calling context might be using.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4570 __ mov(G1_scratch, L3);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4571 __ mov(G3_scratch, L5);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4572 // We need the value of O3 above (for the write into the buffer), so we
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4573 // save and restore it.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4574 __ mov(O3, L6);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4575 // Since the call will overwrite O7, we save and restore that, as well.
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4576 __ mov(O7, L4);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4577
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4578 __ call_VM_leaf(L7_thread_cache, handle_zero, G2_thread);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4579 __ mov(L3, G1_scratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4580 __ mov(L5, G3_scratch);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4581 __ mov(L6, O3);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4582 __ br(Assembler::always, /*annul*/false, Assembler::pt, restart);
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4583 __ delayed()->mov(L4, O7);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4584
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4585 dirty_card_log_enqueue = start;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4586 dirty_card_log_enqueue_end = __ pc();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4587 // XXX Should have a guarantee here about not going off the end!
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4588 // Does it already do so? Do an experiment...
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4589
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4590 #undef __
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4591
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4592 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4593
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4594 static inline void
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4595 generate_dirty_card_log_enqueue_if_necessary(jbyte* byte_map_base) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4596 if (dirty_card_log_enqueue == 0) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4597 generate_dirty_card_log_enqueue(byte_map_base);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4598 assert(dirty_card_log_enqueue != 0, "postcondition.");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4599 if (G1SATBPrintStubs) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4600 tty->print_cr("Generated dirty_card enqueue:");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4601 Disassembler::decode((u_char*)dirty_card_log_enqueue,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4602 dirty_card_log_enqueue_end,
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4603 tty);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4604 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4605 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4606 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4607
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4608
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4609 void MacroAssembler::g1_write_barrier_post(Register store_addr, Register new_val, Register tmp) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4610
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4611 Label filtered;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4612 MacroAssembler* post_filter_masm = this;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4613
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4614 if (new_val == G0) return;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4615
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4616 G1SATBCardTableModRefBS* bs = (G1SATBCardTableModRefBS*) Universe::heap()->barrier_set();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4617 assert(bs->kind() == BarrierSet::G1SATBCT ||
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4618 bs->kind() == BarrierSet::G1SATBCTLogging, "wrong barrier");
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4619
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4620 if (G1RSBarrierRegionFilter) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4621 xor3(store_addr, new_val, tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4622 #ifdef _LP64
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4623 srlx(tmp, HeapRegion::LogOfHRGrainBytes, tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4624 #else
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4625 srl(tmp, HeapRegion::LogOfHRGrainBytes, tmp);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4626 #endif
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2357
diff changeset
4627
3888
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4628 // XXX Should I predict this taken or not? Does it matter?
4fe626cbf0bf 7066841: remove MacroAssembler::br_on_reg_cond() on sparc
johnc
parents: 3839
diff changeset
4629 cmp_and_brx_short(tmp, G0, Assembler::equal, Assembler::pt, filtered);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4630 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4631
794
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4632 // If the "store_addr" register is an "in" or "local" register, move it to
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4633 // a scratch reg so we can pass it as an argument.
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4634 bool use_scr = !(store_addr->is_global() || store_addr->is_out());
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4635 // Pick a scratch register different from "tmp".
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4636 Register scr = (tmp == G1_scratch ? G3_scratch : G1_scratch);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4637 // Make sure we use up the delay slot!
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4638 if (use_scr) {
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4639 post_filter_masm->mov(store_addr, scr);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4640 } else {
794
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4641 post_filter_masm->nop();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4642 }
794
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4643 generate_dirty_card_log_enqueue_if_necessary(bs->byte_map_base);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4644 save_frame(0);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4645 call(dirty_card_log_enqueue);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4646 if (use_scr) {
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4647 delayed()->mov(scr, O0);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4648 } else {
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4649 delayed()->mov(store_addr->after_save(), O0);
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4650 }
315a5d70b295 6484957: G1: parallel concurrent refinement
iveresov
parents: 727
diff changeset
4651 restore();
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4652
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4653 bind(filtered);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4654 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4655
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4656 #endif // SERIALGC
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4657 ///////////////////////////////////////////////////////////////////////////////////
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4658
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4659 void MacroAssembler::card_write_barrier_post(Register store_addr, Register new_val, Register tmp) {
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4660 // If we're writing constant NULL, we can skip the write barrier.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4661 if (new_val == G0) return;
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4662 CardTableModRefBS* bs = (CardTableModRefBS*) Universe::heap()->barrier_set();
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4663 assert(bs->kind() == BarrierSet::CardTableModRef ||
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4664 bs->kind() == BarrierSet::CardTableExtension, "wrong barrier");
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4665 card_table_write(bs->byte_map_base, tmp, store_addr);
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4666 }
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 124
diff changeset
4667
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4668 void MacroAssembler::load_klass(Register src_oop, Register klass) {
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4669 // The number of bytes in this code is used by
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4670 // MachCallDynamicJavaNode::ret_addr_offset()
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4671 // if this changes, change that.
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4672 if (UseCompressedOops) {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4673 lduw(src_oop, oopDesc::klass_offset_in_bytes(), klass);
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4674 decode_heap_oop_not_null(klass);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4675 } else {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4676 ld_ptr(src_oop, oopDesc::klass_offset_in_bytes(), klass);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4677 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4678 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4679
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4680 void MacroAssembler::store_klass(Register klass, Register dst_oop) {
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4681 if (UseCompressedOops) {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4682 assert(dst_oop != klass, "not enough registers");
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4683 encode_heap_oop_not_null(klass);
167
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4684 st(klass, dst_oop, oopDesc::klass_offset_in_bytes());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4685 } else {
164
c436414a719e 6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents: 124
diff changeset
4686 st_ptr(klass, dst_oop, oopDesc::klass_offset_in_bytes());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4687 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4688 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4689
167
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4690 void MacroAssembler::store_klass_gap(Register s, Register d) {
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4691 if (UseCompressedOops) {
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4692 assert(s != d, "not enough registers");
feeb96a45707 6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents: 164
diff changeset
4693 st(s, d, oopDesc::klass_gap_offset_in_bytes());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4694 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4695 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4696
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4697 void MacroAssembler::load_heap_oop(const Address& s, Register d) {
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4698 if (UseCompressedOops) {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4699 lduw(s, d);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4700 decode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4701 } else {
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4702 ld_ptr(s, d);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4703 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4704 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4705
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4706 void MacroAssembler::load_heap_oop(Register s1, Register s2, Register d) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4707 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4708 lduw(s1, s2, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4709 decode_heap_oop(d, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4710 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4711 ld_ptr(s1, s2, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4712 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4713 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4714
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4715 void MacroAssembler::load_heap_oop(Register s1, int simm13a, Register d) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4716 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4717 lduw(s1, simm13a, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4718 decode_heap_oop(d, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4719 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4720 ld_ptr(s1, simm13a, d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4721 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4722 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4723
1846
d55217dc206f 6829194: JSR 292 needs to support compressed oops
twisti
parents: 1748
diff changeset
4724 void MacroAssembler::load_heap_oop(Register s1, RegisterOrConstant s2, Register d) {
d55217dc206f 6829194: JSR 292 needs to support compressed oops
twisti
parents: 1748
diff changeset
4725 if (s2.is_constant()) load_heap_oop(s1, s2.as_constant(), d);
d55217dc206f 6829194: JSR 292 needs to support compressed oops
twisti
parents: 1748
diff changeset
4726 else load_heap_oop(s1, s2.as_register(), d);
d55217dc206f 6829194: JSR 292 needs to support compressed oops
twisti
parents: 1748
diff changeset
4727 }
d55217dc206f 6829194: JSR 292 needs to support compressed oops
twisti
parents: 1748
diff changeset
4728
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4729 void MacroAssembler::store_heap_oop(Register d, Register s1, Register s2) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4730 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4731 assert(s1 != d && s2 != d, "not enough registers");
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4732 encode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4733 st(d, s1, s2);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4734 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4735 st_ptr(d, s1, s2);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4736 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4737 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4738
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4739 void MacroAssembler::store_heap_oop(Register d, Register s1, int simm13a) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4740 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4741 assert(s1 != d, "not enough registers");
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4742 encode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4743 st(d, s1, simm13a);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4744 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4745 st_ptr(d, s1, simm13a);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4746 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4747 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4748
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4749 void MacroAssembler::store_heap_oop(Register d, const Address& a, int offset) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4750 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4751 assert(a.base() != d, "not enough registers");
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4752 encode_heap_oop(d);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4753 st(d, a, offset);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4754 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4755 st_ptr(d, a, offset);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4756 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4757 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4758
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4759
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4760 void MacroAssembler::encode_heap_oop(Register src, Register dst) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4761 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4762 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4763 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4764 verify_oop(src);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4765 if (Universe::narrow_oop_base() == NULL) {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4766 srlx(src, LogMinObjAlignmentInBytes, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4767 return;
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4768 }
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4769 Label done;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4770 if (src == dst) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4771 // optimize for frequent case src == dst
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4772 bpr(rc_nz, true, Assembler::pt, src, done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4773 delayed() -> sub(src, G6_heapbase, dst); // annuled if not taken
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4774 bind(done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4775 srlx(src, LogMinObjAlignmentInBytes, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4776 } else {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4777 bpr(rc_z, false, Assembler::pn, src, done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4778 delayed() -> mov(G0, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4779 // could be moved before branch, and annulate delay,
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4780 // but may add some unneeded work decoding null
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4781 sub(src, G6_heapbase, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4782 srlx(dst, LogMinObjAlignmentInBytes, dst);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4783 bind(done);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4784 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4785 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4786
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4787
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4788 void MacroAssembler::encode_heap_oop_not_null(Register r) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4789 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4790 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4791 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4792 verify_oop(r);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4793 if (Universe::narrow_oop_base() != NULL)
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4794 sub(r, G6_heapbase, r);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4795 srlx(r, LogMinObjAlignmentInBytes, r);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4796 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4797
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4798 void MacroAssembler::encode_heap_oop_not_null(Register src, Register dst) {
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4799 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4800 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4801 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4802 verify_oop(src);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4803 if (Universe::narrow_oop_base() == NULL) {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4804 srlx(src, LogMinObjAlignmentInBytes, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4805 } else {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4806 sub(src, G6_heapbase, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4807 srlx(dst, LogMinObjAlignmentInBytes, dst);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4808 }
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4809 }
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4810
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4811 // Same algorithm as oops.inline.hpp decode_heap_oop.
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4812 void MacroAssembler::decode_heap_oop(Register src, Register dst) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4813 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4814 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4815 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4816 sllx(src, LogMinObjAlignmentInBytes, dst);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4817 if (Universe::narrow_oop_base() != NULL) {
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4818 Label done;
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4819 bpr(rc_nz, true, Assembler::pt, dst, done);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4820 delayed() -> add(dst, G6_heapbase, dst); // annuled if not taken
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4821 bind(done);
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4822 }
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4823 verify_oop(dst);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4824 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4825
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4826 void MacroAssembler::decode_heap_oop_not_null(Register r) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4827 // Do not add assert code to this unless you change vtableStubs_sparc.cpp
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4828 // pd_code_size_limit.
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4829 // Also do not verify_oop as this is called by verify_oop.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4830 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4831 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4832 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4833 sllx(r, LogMinObjAlignmentInBytes, r);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4834 if (Universe::narrow_oop_base() != NULL)
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4835 add(r, G6_heapbase, r);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4836 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4837
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4838 void MacroAssembler::decode_heap_oop_not_null(Register src, Register dst) {
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4839 // Do not add assert code to this unless you change vtableStubs_sparc.cpp
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4840 // pd_code_size_limit.
178
6d172e3548cb 6695819: verify_oopx rax: broken oop in decode_heap_oop
coleenp
parents: 124
diff changeset
4841 // Also do not verify_oop as this is called by verify_oop.
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4842 assert (UseCompressedOops, "must be compressed");
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4843 assert (Universe::heap() != NULL, "java heap should be initialized");
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4844 assert (LogMinObjAlignmentInBytes == Universe::narrow_oop_shift(), "decode alg wrong");
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4845 sllx(src, LogMinObjAlignmentInBytes, dst);
642
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4846 if (Universe::narrow_oop_base() != NULL)
660978a2a31a 6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents: 623
diff changeset
4847 add(dst, G6_heapbase, dst);
124
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4848 }
b130b98db9cf 6689060: Escape Analysis does not work with Compressed Oops
kvn
parents: 113
diff changeset
4849
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4850 void MacroAssembler::reinit_heapbase() {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4851 if (UseCompressedOops) {
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4852 // call indirectly to solve generation ordering problem
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
4853 AddressLiteral base(Universe::narrow_oop_base_addr());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4854 load_ptr_contents(base, G6_heapbase);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4855 }
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
4856 }
986
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4857
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4858 // Compare char[] arrays aligned to 4 bytes.
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4859 void MacroAssembler::char_arrays_equals(Register ary1, Register ary2,
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4860 Register limit, Register result,
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4861 Register chr1, Register chr2, Label& Ldone) {
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4862 Label Lvector, Lloop;
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4863 assert(chr1 == result, "should be the same");
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4864
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4865 // Note: limit contains number of bytes (2*char_elements) != 0.
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4866 andcc(limit, 0x2, chr1); // trailing character ?
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4867 br(Assembler::zero, false, Assembler::pt, Lvector);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4868 delayed()->nop();
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4869
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4870 // compare the trailing char
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4871 sub(limit, sizeof(jchar), limit);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4872 lduh(ary1, limit, chr1);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4873 lduh(ary2, limit, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4874 cmp(chr1, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4875 br(Assembler::notEqual, true, Assembler::pt, Ldone);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4876 delayed()->mov(G0, result); // not equal
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4877
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4878 // only one char ?
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
4879 cmp_zero_and_br(zero, limit, Ldone, true, Assembler::pn);
986
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4880 delayed()->add(G0, 1, result); // zero-length arrays are equal
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4881
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4882 // word by word compare, dont't need alignment check
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4883 bind(Lvector);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4884 // Shift ary1 and ary2 to the end of the arrays, negate limit
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4885 add(ary1, limit, ary1);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4886 add(ary2, limit, ary2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4887 neg(limit, limit);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4888
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4889 lduw(ary1, limit, chr1);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4890 bind(Lloop);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4891 lduw(ary2, limit, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4892 cmp(chr1, chr2);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4893 br(Assembler::notEqual, true, Assembler::pt, Ldone);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4894 delayed()->mov(G0, result); // not equal
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4895 inccc(limit, 2*sizeof(jchar));
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4896 // annul LDUW if branch is not taken to prevent access past end of array
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4897 br(Assembler::notZero, true, Assembler::pt, Lloop);
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4898 delayed()->lduw(ary1, limit, chr1); // hoisted
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4899
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4900 // Caller should set it:
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4901 // add(G0, 1, result); // equals
62001a362ce9 6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents: 845
diff changeset
4902 }
3892
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4903
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4904 // Use BIS for zeroing (count is in bytes).
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4905 void MacroAssembler::bis_zeroing(Register to, Register count, Register temp, Label& Ldone) {
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4906 assert(UseBlockZeroing && VM_Version::has_block_zeroing(), "only works with BIS zeroing");
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4907 Register end = count;
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4908 int cache_line_size = VM_Version::prefetch_data_size();
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4909 // Minimum count when BIS zeroing can be used since
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4910 // it needs membar which is expensive.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4911 int block_zero_size = MAX2(cache_line_size*3, (int)BlockZeroingLowLimit);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4912
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4913 Label small_loop;
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4914 // Check if count is negative (dead code) or zero.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4915 // Note, count uses 64bit in 64 bit VM.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4916 cmp_and_brx_short(count, 0, Assembler::lessEqual, Assembler::pn, Ldone);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4917
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4918 // Use BIS zeroing only for big arrays since it requires membar.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4919 if (Assembler::is_simm13(block_zero_size)) { // < 4096
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4920 cmp(count, block_zero_size);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4921 } else {
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4922 set(block_zero_size, temp);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4923 cmp(count, temp);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4924 }
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4925 br(Assembler::lessUnsigned, false, Assembler::pt, small_loop);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4926 delayed()->add(to, count, end);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4927
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4928 // Note: size is >= three (32 bytes) cache lines.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4929
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4930 // Clean the beginning of space up to next cache line.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4931 for (int offs = 0; offs < cache_line_size; offs += 8) {
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4932 stx(G0, to, offs);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4933 }
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4934
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4935 // align to next cache line
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4936 add(to, cache_line_size, to);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4937 and3(to, -cache_line_size, to);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4938
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4939 // Note: size left >= two (32 bytes) cache lines.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4940
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4941 // BIS should not be used to zero tail (64 bytes)
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4942 // to avoid zeroing a header of the following object.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4943 sub(end, (cache_line_size*2)-8, end);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4944
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4945 Label bis_loop;
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4946 bind(bis_loop);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4947 stxa(G0, to, G0, Assembler::ASI_ST_BLKINIT_PRIMARY);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4948 add(to, cache_line_size, to);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4949 cmp_and_brx_short(to, end, Assembler::lessUnsigned, Assembler::pt, bis_loop);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4950
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4951 // BIS needs membar.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4952 membar(Assembler::StoreLoad);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4953
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4954 add(end, (cache_line_size*2)-8, end); // restore end
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4955 cmp_and_brx_short(to, end, Assembler::greaterEqualUnsigned, Assembler::pn, Ldone);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4956
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4957 // Clean the tail.
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4958 bind(small_loop);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4959 stx(G0, to, 0);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4960 add(to, 8, to);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4961 cmp_and_brx_short(to, end, Assembler::lessUnsigned, Assembler::pt, small_loop);
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4962 nop(); // Separate short branches
baf763f388e6 7059037: Use BIS for zeroing on T4
kvn
parents: 3839
diff changeset
4963 }