annotate src/os_cpu/windows_x86/vm/windows_x86_64.ad @ 9153:bc63dd2539a4

Merge
author kvn
date Fri, 12 Apr 2013 20:37:18 -0400
parents e961c11b85fe
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 //
4950
9b8ce46870df 7145346: VerifyStackAtCalls is broken
kvn
parents: 1748
diff changeset
2 // Copyright (c) 2003, 2012, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 //
a61af66fc99e Initial load
duke
parents:
diff changeset
5 // This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 // under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 // published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 //
a61af66fc99e Initial load
duke
parents:
diff changeset
9 // This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 // version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 // accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 //
a61af66fc99e Initial load
duke
parents:
diff changeset
15 // You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 // 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 // Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 //
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
19 // Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
20 // or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
21 // questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 //
a61af66fc99e Initial load
duke
parents:
diff changeset
23 //
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 // AMD64 Win32 Architecture Description File
a61af66fc99e Initial load
duke
parents:
diff changeset
26
a61af66fc99e Initial load
duke
parents:
diff changeset
27 //----------OS-DEPENDENT ENCODING BLOCK-----------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
28 // This block specifies the encoding classes used by the compiler to output
a61af66fc99e Initial load
duke
parents:
diff changeset
29 // byte streams. Encoding classes generate functions which are called by
a61af66fc99e Initial load
duke
parents:
diff changeset
30 // Machine Instruction Nodes in order to generate the bit encoding of the
a61af66fc99e Initial load
duke
parents:
diff changeset
31 // instruction. Operands specify their base encoding interface with the
a61af66fc99e Initial load
duke
parents:
diff changeset
32 // interface keyword. There are currently supported four interfaces,
a61af66fc99e Initial load
duke
parents:
diff changeset
33 // REG_INTER, CONST_INTER, MEMORY_INTER, & COND_INTER. REG_INTER causes an
a61af66fc99e Initial load
duke
parents:
diff changeset
34 // operand to generate a function which returns its register number when
a61af66fc99e Initial load
duke
parents:
diff changeset
35 // queried. CONST_INTER causes an operand to generate a function which
a61af66fc99e Initial load
duke
parents:
diff changeset
36 // returns the value of the constant when queried. MEMORY_INTER causes an
a61af66fc99e Initial load
duke
parents:
diff changeset
37 // operand to generate four functions which return the Base Register, the
a61af66fc99e Initial load
duke
parents:
diff changeset
38 // Index Register, the Scale Value, and the Offset Value of the operand when
a61af66fc99e Initial load
duke
parents:
diff changeset
39 // queried. COND_INTER causes an operand to generate six functions which
a61af66fc99e Initial load
duke
parents:
diff changeset
40 // return the encoding code (ie - encoding bits for the instruction)
a61af66fc99e Initial load
duke
parents:
diff changeset
41 // associated with each basic boolean condition for a conditional instruction.
a61af66fc99e Initial load
duke
parents:
diff changeset
42 // Instructions specify two basic values for encoding. They use the
a61af66fc99e Initial load
duke
parents:
diff changeset
43 // ins_encode keyword to specify their encoding class (which must be one of
a61af66fc99e Initial load
duke
parents:
diff changeset
44 // the class names specified in the encoding block), and they use the
a61af66fc99e Initial load
duke
parents:
diff changeset
45 // opcode keyword to specify, in order, their primary, secondary, and
a61af66fc99e Initial load
duke
parents:
diff changeset
46 // tertiary opcode. Only the opcode sections which a particular instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
47 // needs for encoding need to be specified.
a61af66fc99e Initial load
duke
parents:
diff changeset
48 encode %{
a61af66fc99e Initial load
duke
parents:
diff changeset
49 // Build emit functions for each basic byte or larger field in the intel
a61af66fc99e Initial load
duke
parents:
diff changeset
50 // encoding scheme (opcode, rm, sib, immediate), and call them from C++
a61af66fc99e Initial load
duke
parents:
diff changeset
51 // code in the enc_class source block. Emit functions will live in the
a61af66fc99e Initial load
duke
parents:
diff changeset
52 // main source block for now. In future, we can generalize this by
a61af66fc99e Initial load
duke
parents:
diff changeset
53 // adding a syntax that specifies the sizes of fields in an order,
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // so that the adlc can build the emit functions automagically
a61af66fc99e Initial load
duke
parents:
diff changeset
55
8873
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 4950
diff changeset
56 %}
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 4950
diff changeset
57
0
a61af66fc99e Initial load
duke
parents:
diff changeset
58
8873
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 4950
diff changeset
59 // Platform dependent source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
60
8873
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 4950
diff changeset
61 source %{
0
a61af66fc99e Initial load
duke
parents:
diff changeset
62
a61af66fc99e Initial load
duke
parents:
diff changeset
63 %}