Mercurial > hg > truffle

annotate src/share/vm/opto/phase.cpp @ 12355:cefad50507d8

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Merge with hs25-b53
author Gilles Duboscq <duboscq@ssw.jku.at>
date Fri, 11 Oct 2013 10:38:03 +0200
parents 6f3fd5150b67
children de6a9e811145 044b28168e20
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
5948
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
2 * Copyright (c) 1997, 2012, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 921
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 921
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 921
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
25 #include "precompiled.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
26 #include "code/nmethod.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
27 #include "compiler/compileBroker.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
28 #include "opto/compile.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
29 #include "opto/node.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
30 #include "opto/phase.hpp"
0
a61af66fc99e Initial load
duke
parents:
diff changeset
31
a61af66fc99e Initial load
duke
parents:
diff changeset
32 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
33 int Phase::_total_bytes_compiled = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
34
a61af66fc99e Initial load
duke
parents:
diff changeset
35 elapsedTimer Phase::_t_totalCompilation;
a61af66fc99e Initial load
duke
parents:
diff changeset
36 elapsedTimer Phase::_t_methodCompilation;
a61af66fc99e Initial load
duke
parents:
diff changeset
37 elapsedTimer Phase::_t_stubCompilation;
a61af66fc99e Initial load
duke
parents:
diff changeset
38 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
39
a61af66fc99e Initial load
duke
parents:
diff changeset
40 // The next timers used for LogCompilation
a61af66fc99e Initial load
duke
parents:
diff changeset
41 elapsedTimer Phase::_t_parser;
a61af66fc99e Initial load
duke
parents:
diff changeset
42 elapsedTimer Phase::_t_optimizer;
5948
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
43 elapsedTimer Phase::_t_escapeAnalysis;
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
44 elapsedTimer Phase::_t_connectionGraph;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
45 elapsedTimer Phase::_t_idealLoop;
a61af66fc99e Initial load
duke
parents:
diff changeset
46 elapsedTimer Phase::_t_ccp;
a61af66fc99e Initial load
duke
parents:
diff changeset
47 elapsedTimer Phase::_t_matcher;
a61af66fc99e Initial load
duke
parents:
diff changeset
48 elapsedTimer Phase::_t_registerAllocation;
a61af66fc99e Initial load
duke
parents:
diff changeset
49 elapsedTimer Phase::_t_output;
a61af66fc99e Initial load
duke
parents:
diff changeset
50
a61af66fc99e Initial load
duke
parents:
diff changeset
51 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
52 elapsedTimer Phase::_t_graphReshaping;
a61af66fc99e Initial load
duke
parents:
diff changeset
53 elapsedTimer Phase::_t_scheduler;
418
72c5366e5d86 6743900: frequency based block layout
rasbold
parents: 0
diff changeset
54 elapsedTimer Phase::_t_blockOrdering;
5948
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
55 elapsedTimer Phase::_t_macroEliminate;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
56 elapsedTimer Phase::_t_macroExpand;
a61af66fc99e Initial load
duke
parents:
diff changeset
57 elapsedTimer Phase::_t_peephole;
a61af66fc99e Initial load
duke
parents:
diff changeset
58 elapsedTimer Phase::_t_codeGeneration;
a61af66fc99e Initial load
duke
parents:
diff changeset
59 elapsedTimer Phase::_t_registerMethod;
a61af66fc99e Initial load
duke
parents:
diff changeset
60 elapsedTimer Phase::_t_temporaryTimer1;
a61af66fc99e Initial load
duke
parents:
diff changeset
61 elapsedTimer Phase::_t_temporaryTimer2;
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
62 elapsedTimer Phase::_t_idealLoopVerify;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
63
a61af66fc99e Initial load
duke
parents:
diff changeset
64 // Subtimers for _t_optimizer
a61af66fc99e Initial load
duke
parents:
diff changeset
65 elapsedTimer Phase::_t_iterGVN;
a61af66fc99e Initial load
duke
parents:
diff changeset
66 elapsedTimer Phase::_t_iterGVN2;
10278
6f3fd5150b67 6934604: enable parts of EliminateAutoBox by default
kvn
parents: 5948
diff changeset
67 elapsedTimer Phase::_t_incrInline;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
68
a61af66fc99e Initial load
duke
parents:
diff changeset
69 // Subtimers for _t_registerAllocation
a61af66fc99e Initial load
duke
parents:
diff changeset
70 elapsedTimer Phase::_t_ctorChaitin;
a61af66fc99e Initial load
duke
parents:
diff changeset
71 elapsedTimer Phase::_t_buildIFGphysical;
a61af66fc99e Initial load
duke
parents:
diff changeset
72 elapsedTimer Phase::_t_computeLive;
a61af66fc99e Initial load
duke
parents:
diff changeset
73 elapsedTimer Phase::_t_regAllocSplit;
a61af66fc99e Initial load
duke
parents:
diff changeset
74 elapsedTimer Phase::_t_postAllocCopyRemoval;
a61af66fc99e Initial load
duke
parents:
diff changeset
75 elapsedTimer Phase::_t_fixupSpills;
a61af66fc99e Initial load
duke
parents:
diff changeset
76
a61af66fc99e Initial load
duke
parents:
diff changeset
77 // Subtimers for _t_output
a61af66fc99e Initial load
duke
parents:
diff changeset
78 elapsedTimer Phase::_t_instrSched;
a61af66fc99e Initial load
duke
parents:
diff changeset
79 elapsedTimer Phase::_t_buildOopMaps;
a61af66fc99e Initial load
duke
parents:
diff changeset
80 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
81
a61af66fc99e Initial load
duke
parents:
diff changeset
82 //------------------------------Phase------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
83 Phase::Phase( PhaseNumber pnum ) : _pnum(pnum), C( pnum == Compiler ? NULL : Compile::current()) {
605
98cb887364d3 6810672: Comment typos
twisti
parents: 470
diff changeset
84 // Poll for requests from shutdown mechanism to quiesce compiler (4448539, 4448544).
0
a61af66fc99e Initial load
duke
parents:
diff changeset
85 // This is an effective place to poll, since the compiler is full of phases.
a61af66fc99e Initial load
duke
parents:
diff changeset
86 // In particular, every inlining site uses a recursively created Parse phase.
a61af66fc99e Initial load
duke
parents:
diff changeset
87 CompileBroker::maybe_block();
a61af66fc99e Initial load
duke
parents:
diff changeset
88 }
a61af66fc99e Initial load
duke
parents:
diff changeset
89
a61af66fc99e Initial load
duke
parents:
diff changeset
90 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
91 static const double minimum_reported_time = 0.0001; // seconds
a61af66fc99e Initial load
duke
parents:
diff changeset
92 static const double expected_method_compile_coverage = 0.97; // %
a61af66fc99e Initial load
duke
parents:
diff changeset
93 static const double minimum_meaningful_method_compile = 2.00; // seconds
a61af66fc99e Initial load
duke
parents:
diff changeset
94
a61af66fc99e Initial load
duke
parents:
diff changeset
95 void Phase::print_timers() {
a61af66fc99e Initial load
duke
parents:
diff changeset
96 tty->print_cr ("Accumulated compiler times:");
a61af66fc99e Initial load
duke
parents:
diff changeset
97 tty->print_cr ("---------------------------");
a61af66fc99e Initial load
duke
parents:
diff changeset
98 tty->print_cr (" Total compilation: %3.3f sec.", Phase::_t_totalCompilation.seconds());
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
99 tty->print (" method compilation : %3.3f sec", Phase::_t_methodCompilation.seconds());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
100 tty->print ("/%d bytes",_total_bytes_compiled);
a61af66fc99e Initial load
duke
parents:
diff changeset
101 tty->print_cr (" (%3.0f bytes per sec) ", Phase::_total_bytes_compiled / Phase::_t_methodCompilation.seconds());
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
102 tty->print_cr (" stub compilation : %3.3f sec.", Phase::_t_stubCompilation.seconds());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
103 tty->print_cr (" Phases:");
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
104 tty->print_cr (" parse : %3.3f sec", Phase::_t_parser.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
105 tty->print_cr (" optimizer : %3.3f sec", Phase::_t_optimizer.seconds());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
106 if( Verbose || WizardMode ) {
2249
3763ca6579b7 7013538: Java memory leak with escape analysis
kvn
parents: 1972
diff changeset
107 if (DoEscapeAnalysis) {
3763ca6579b7 7013538: Java memory leak with escape analysis
kvn
parents: 1972
diff changeset
108 // EA is part of Optimizer.
3763ca6579b7 7013538: Java memory leak with escape analysis
kvn
parents: 1972
diff changeset
109 tty->print_cr (" escape analysis: %3.3f sec", Phase::_t_escapeAnalysis.seconds());
5948
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
110 tty->print_cr (" connection graph: %3.3f sec", Phase::_t_connectionGraph.seconds());
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
111 tty->print_cr (" macroEliminate : %3.3f sec", Phase::_t_macroEliminate.seconds());
2249
3763ca6579b7 7013538: Java memory leak with escape analysis
kvn
parents: 1972
diff changeset
112 }
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
113 tty->print_cr (" iterGVN : %3.3f sec", Phase::_t_iterGVN.seconds());
10278
6f3fd5150b67 6934604: enable parts of EliminateAutoBox by default
kvn
parents: 5948
diff changeset
114 tty->print_cr (" incrInline : %3.3f sec", Phase::_t_incrInline.seconds());
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
115 tty->print_cr (" idealLoop : %3.3f sec", Phase::_t_idealLoop.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
116 tty->print_cr (" idealLoopVerify: %3.3f sec", Phase::_t_idealLoopVerify.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
117 tty->print_cr (" ccp : %3.3f sec", Phase::_t_ccp.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
118 tty->print_cr (" iterGVN2 : %3.3f sec", Phase::_t_iterGVN2.seconds());
2249
3763ca6579b7 7013538: Java memory leak with escape analysis
kvn
parents: 1972
diff changeset
119 tty->print_cr (" macroExpand : %3.3f sec", Phase::_t_macroExpand.seconds());
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
120 tty->print_cr (" graphReshape : %3.3f sec", Phase::_t_graphReshaping.seconds());
5948
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
121 double optimizer_subtotal = Phase::_t_iterGVN.seconds() + Phase::_t_iterGVN2.seconds() +
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
122 Phase::_t_escapeAnalysis.seconds() + Phase::_t_macroEliminate.seconds() +
0
a61af66fc99e Initial load
duke
parents:
diff changeset
123 Phase::_t_idealLoop.seconds() + Phase::_t_ccp.seconds() +
5948
ee138854b3a6 7147744: CTW: assert(false) failed: infinite EA connection graph build
kvn
parents: 2249
diff changeset
124 Phase::_t_macroExpand.seconds() + Phase::_t_graphReshaping.seconds();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
125 double percent_of_optimizer = ((optimizer_subtotal == 0.0) ? 0.0 : (optimizer_subtotal / Phase::_t_optimizer.seconds() * 100.0));
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
126 tty->print_cr (" subtotal : %3.3f sec, %3.2f %%", optimizer_subtotal, percent_of_optimizer);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
127 }
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
128 tty->print_cr (" matcher : %3.3f sec", Phase::_t_matcher.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
129 tty->print_cr (" scheduler : %3.3f sec", Phase::_t_scheduler.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
130 tty->print_cr (" regalloc : %3.3f sec", Phase::_t_registerAllocation.seconds());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
131 if( Verbose || WizardMode ) {
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
132 tty->print_cr (" ctorChaitin : %3.3f sec", Phase::_t_ctorChaitin.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
133 tty->print_cr (" buildIFG : %3.3f sec", Phase::_t_buildIFGphysical.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
134 tty->print_cr (" computeLive : %3.3f sec", Phase::_t_computeLive.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
135 tty->print_cr (" regAllocSplit : %3.3f sec", Phase::_t_regAllocSplit.seconds());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
136 tty->print_cr (" postAllocCopyRemoval: %3.3f sec", Phase::_t_postAllocCopyRemoval.seconds());
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
137 tty->print_cr (" fixupSpills : %3.3f sec", Phase::_t_fixupSpills.seconds());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
138 double regalloc_subtotal = Phase::_t_ctorChaitin.seconds() +
a61af66fc99e Initial load
duke
parents:
diff changeset
139 Phase::_t_buildIFGphysical.seconds() + Phase::_t_computeLive.seconds() +
a61af66fc99e Initial load
duke
parents:
diff changeset
140 Phase::_t_regAllocSplit.seconds() + Phase::_t_fixupSpills.seconds() +
a61af66fc99e Initial load
duke
parents:
diff changeset
141 Phase::_t_postAllocCopyRemoval.seconds();
a61af66fc99e Initial load
duke
parents:
diff changeset
142 double percent_of_regalloc = ((regalloc_subtotal == 0.0) ? 0.0 : (regalloc_subtotal / Phase::_t_registerAllocation.seconds() * 100.0));
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
143 tty->print_cr (" subtotal : %3.3f sec, %3.2f %%", regalloc_subtotal, percent_of_regalloc);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
144 }
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
145 tty->print_cr (" blockOrdering : %3.3f sec", Phase::_t_blockOrdering.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
146 tty->print_cr (" peephole : %3.3f sec", Phase::_t_peephole.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
147 tty->print_cr (" codeGen : %3.3f sec", Phase::_t_codeGeneration.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
148 tty->print_cr (" install_code : %3.3f sec", Phase::_t_registerMethod.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
149 tty->print_cr (" -------------- : ----------");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
150 double phase_subtotal = Phase::_t_parser.seconds() +
a61af66fc99e Initial load
duke
parents:
diff changeset
151 Phase::_t_optimizer.seconds() + Phase::_t_graphReshaping.seconds() +
a61af66fc99e Initial load
duke
parents:
diff changeset
152 Phase::_t_matcher.seconds() + Phase::_t_scheduler.seconds() +
418
72c5366e5d86 6743900: frequency based block layout
rasbold
parents: 0
diff changeset
153 Phase::_t_registerAllocation.seconds() + Phase::_t_blockOrdering.seconds() +
0
a61af66fc99e Initial load
duke
parents:
diff changeset
154 Phase::_t_codeGeneration.seconds() + Phase::_t_registerMethod.seconds();
a61af66fc99e Initial load
duke
parents:
diff changeset
155 double percent_of_method_compile = ((phase_subtotal == 0.0) ? 0.0 : phase_subtotal / Phase::_t_methodCompilation.seconds()) * 100.0;
a61af66fc99e Initial load
duke
parents:
diff changeset
156 // counters inside Compile::CodeGen include time for adapters and stubs
a61af66fc99e Initial load
duke
parents:
diff changeset
157 // so phase-total can be greater than 100%
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
158 tty->print_cr (" total : %3.3f sec, %3.2f %%", phase_subtotal, percent_of_method_compile);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
159
a61af66fc99e Initial load
duke
parents:
diff changeset
160 assert( percent_of_method_compile > expected_method_compile_coverage ||
a61af66fc99e Initial load
duke
parents:
diff changeset
161 phase_subtotal < minimum_meaningful_method_compile,
a61af66fc99e Initial load
duke
parents:
diff changeset
162 "Must account for method compilation");
a61af66fc99e Initial load
duke
parents:
diff changeset
163
a61af66fc99e Initial load
duke
parents:
diff changeset
164 if( Phase::_t_temporaryTimer1.seconds() > minimum_reported_time ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
165 tty->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
166 tty->print_cr (" temporaryTimer1: %3.3f sec", Phase::_t_temporaryTimer1.seconds());
a61af66fc99e Initial load
duke
parents:
diff changeset
167 }
a61af66fc99e Initial load
duke
parents:
diff changeset
168 if( Phase::_t_temporaryTimer2.seconds() > minimum_reported_time ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
169 tty->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
170 tty->print_cr (" temporaryTimer2: %3.3f sec", Phase::_t_temporaryTimer2.seconds());
a61af66fc99e Initial load
duke
parents:
diff changeset
171 }
921
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
172 tty->print_cr (" output : %3.3f sec", Phase::_t_output.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
173 tty->print_cr (" isched : %3.3f sec", Phase::_t_instrSched.seconds());
046932b72aa2 6862956: PhaseIdealLoop should have a CFG verification mode
never
parents: 605
diff changeset
174 tty->print_cr (" bldOopMaps : %3.3f sec", Phase::_t_buildOopMaps.seconds());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
175 }
a61af66fc99e Initial load
duke
parents:
diff changeset
176 #endif