annotate src/cpu/sparc/vm/c1_FrameMap_sparc.hpp @ 196:d1605aabd0a1 jdk7-b30

6719955: Update copyright year Summary: Update copyright year for files that have been modified in 2008 Reviewed-by: ohair, tbell
author xdono
date Wed, 02 Jul 2008 12:55:16 -0700
parents a61af66fc99e
children fc2c71045ada
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
a61af66fc99e Initial load
duke
parents:
diff changeset
2 * Copyright 1999-2006 Sun Microsystems, Inc. All Rights Reserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
26
a61af66fc99e Initial load
duke
parents:
diff changeset
27 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
28 nof_reg_args = 6, // registers o0-o5 are available for parameter passing
a61af66fc99e Initial load
duke
parents:
diff changeset
29 first_available_sp_in_frame = frame::memory_parameter_word_sp_offset * BytesPerWord,
a61af66fc99e Initial load
duke
parents:
diff changeset
30 frame_pad_in_bytes = 0
a61af66fc99e Initial load
duke
parents:
diff changeset
31 };
a61af66fc99e Initial load
duke
parents:
diff changeset
32
a61af66fc99e Initial load
duke
parents:
diff changeset
33 static const int pd_c_runtime_reserved_arg_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
34
a61af66fc99e Initial load
duke
parents:
diff changeset
35 static LIR_Opr G0_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
36 static LIR_Opr G1_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
37 static LIR_Opr G2_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
38 static LIR_Opr G3_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
39 static LIR_Opr G4_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
40 static LIR_Opr G5_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
41 static LIR_Opr G6_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
42 static LIR_Opr G7_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
43 static LIR_Opr O0_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
44 static LIR_Opr O1_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
45 static LIR_Opr O2_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
46 static LIR_Opr O3_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
47 static LIR_Opr O4_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
48 static LIR_Opr O5_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
49 static LIR_Opr O6_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
50 static LIR_Opr O7_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
51 static LIR_Opr L0_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
52 static LIR_Opr L1_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
53 static LIR_Opr L2_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
54 static LIR_Opr L3_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
55 static LIR_Opr L4_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
56 static LIR_Opr L5_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
57 static LIR_Opr L6_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
58 static LIR_Opr L7_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
59 static LIR_Opr I0_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
60 static LIR_Opr I1_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
61 static LIR_Opr I2_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
62 static LIR_Opr I3_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
63 static LIR_Opr I4_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
64 static LIR_Opr I5_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
65 static LIR_Opr I6_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
66 static LIR_Opr I7_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
67
a61af66fc99e Initial load
duke
parents:
diff changeset
68 static LIR_Opr SP_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
69 static LIR_Opr FP_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
70
a61af66fc99e Initial load
duke
parents:
diff changeset
71 static LIR_Opr G0_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
72 static LIR_Opr G1_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
73 static LIR_Opr G2_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
74 static LIR_Opr G3_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
75 static LIR_Opr G4_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
76 static LIR_Opr G5_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
77 static LIR_Opr G6_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
78 static LIR_Opr G7_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
79 static LIR_Opr O0_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
80 static LIR_Opr O1_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
81 static LIR_Opr O2_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
82 static LIR_Opr O3_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
83 static LIR_Opr O4_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
84 static LIR_Opr O5_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
85 static LIR_Opr O6_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
86 static LIR_Opr O7_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
87 static LIR_Opr L0_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
88 static LIR_Opr L1_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
89 static LIR_Opr L2_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
90 static LIR_Opr L3_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
91 static LIR_Opr L4_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
92 static LIR_Opr L5_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
93 static LIR_Opr L6_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
94 static LIR_Opr L7_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
95 static LIR_Opr I0_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
96 static LIR_Opr I1_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
97 static LIR_Opr I2_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
98 static LIR_Opr I3_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
99 static LIR_Opr I4_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
100 static LIR_Opr I5_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
101 static LIR_Opr I6_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
102 static LIR_Opr I7_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
103
a61af66fc99e Initial load
duke
parents:
diff changeset
104 static LIR_Opr in_long_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
105 static LIR_Opr out_long_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
106
a61af66fc99e Initial load
duke
parents:
diff changeset
107 static LIR_Opr F0_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
108 static LIR_Opr F0_double_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
109
a61af66fc99e Initial load
duke
parents:
diff changeset
110 static LIR_Opr Oexception_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
111 static LIR_Opr Oissuing_pc_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
112
a61af66fc99e Initial load
duke
parents:
diff changeset
113 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
114 static FloatRegister _fpu_regs [nof_fpu_regs];
a61af66fc99e Initial load
duke
parents:
diff changeset
115
a61af66fc99e Initial load
duke
parents:
diff changeset
116 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
117
a61af66fc99e Initial load
duke
parents:
diff changeset
118 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
119 static LIR_Opr as_long_opr(Register r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
120 return LIR_OprFact::double_cpu(cpu_reg2rnr(r), cpu_reg2rnr(r));
a61af66fc99e Initial load
duke
parents:
diff changeset
121 }
a61af66fc99e Initial load
duke
parents:
diff changeset
122 static LIR_Opr as_pointer_opr(Register r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
123 return LIR_OprFact::double_cpu(cpu_reg2rnr(r), cpu_reg2rnr(r));
a61af66fc99e Initial load
duke
parents:
diff changeset
124 }
a61af66fc99e Initial load
duke
parents:
diff changeset
125 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
126 static LIR_Opr as_long_opr(Register r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
127 return LIR_OprFact::double_cpu(cpu_reg2rnr(r->successor()), cpu_reg2rnr(r));
a61af66fc99e Initial load
duke
parents:
diff changeset
128 }
a61af66fc99e Initial load
duke
parents:
diff changeset
129 static LIR_Opr as_pointer_opr(Register r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
130 return as_opr(r);
a61af66fc99e Initial load
duke
parents:
diff changeset
131 }
a61af66fc99e Initial load
duke
parents:
diff changeset
132 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
133 static LIR_Opr as_float_opr(FloatRegister r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
134 return LIR_OprFact::single_fpu(r->encoding());
a61af66fc99e Initial load
duke
parents:
diff changeset
135 }
a61af66fc99e Initial load
duke
parents:
diff changeset
136 static LIR_Opr as_double_opr(FloatRegister r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
137 return LIR_OprFact::double_fpu(r->successor()->encoding(), r->encoding());
a61af66fc99e Initial load
duke
parents:
diff changeset
138 }
a61af66fc99e Initial load
duke
parents:
diff changeset
139
a61af66fc99e Initial load
duke
parents:
diff changeset
140 static FloatRegister nr2floatreg (int rnr);
a61af66fc99e Initial load
duke
parents:
diff changeset
141
a61af66fc99e Initial load
duke
parents:
diff changeset
142 static VMReg fpu_regname (int n);
a61af66fc99e Initial load
duke
parents:
diff changeset
143
a61af66fc99e Initial load
duke
parents:
diff changeset
144 static bool is_caller_save_register (LIR_Opr reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
145 static bool is_caller_save_register (Register r);