annotate src/cpu/sparc/vm/vmreg_sparc.inline.hpp @ 196:d1605aabd0a1 jdk7-b30

6719955: Update copyright year Summary: Update copyright year for files that have been modified in 2008 Reviewed-by: ohair, tbell
author xdono
date Wed, 02 Jul 2008 12:55:16 -0700
parents a61af66fc99e
children c18cbe5936b8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
a61af66fc99e Initial load
duke
parents:
diff changeset
2 * Copyright 2006-2007 Sun Microsystems, Inc. All Rights Reserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 inline VMReg RegisterImpl::as_VMReg() {
a61af66fc99e Initial load
duke
parents:
diff changeset
26 if( this==noreg ) return VMRegImpl::Bad();
a61af66fc99e Initial load
duke
parents:
diff changeset
27 return VMRegImpl::as_VMReg(encoding() << 1 );
a61af66fc99e Initial load
duke
parents:
diff changeset
28 }
a61af66fc99e Initial load
duke
parents:
diff changeset
29
a61af66fc99e Initial load
duke
parents:
diff changeset
30 inline VMReg FloatRegisterImpl::as_VMReg() { return VMRegImpl::as_VMReg( ConcreteRegisterImpl::max_gpr + encoding() ); }
a61af66fc99e Initial load
duke
parents:
diff changeset
31
a61af66fc99e Initial load
duke
parents:
diff changeset
32
a61af66fc99e Initial load
duke
parents:
diff changeset
33 inline bool VMRegImpl::is_Register() { return value() >= 0 && value() < ConcreteRegisterImpl::max_gpr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
34 inline bool VMRegImpl::is_FloatRegister() { return value() >= ConcreteRegisterImpl::max_gpr &&
a61af66fc99e Initial load
duke
parents:
diff changeset
35 value() < ConcreteRegisterImpl::max_fpr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
36 inline Register VMRegImpl::as_Register() {
a61af66fc99e Initial load
duke
parents:
diff changeset
37
a61af66fc99e Initial load
duke
parents:
diff changeset
38 assert( is_Register() && is_even(value()), "even-aligned GPR name" );
a61af66fc99e Initial load
duke
parents:
diff changeset
39 // Yuk
a61af66fc99e Initial load
duke
parents:
diff changeset
40 return ::as_Register(value()>>1);
a61af66fc99e Initial load
duke
parents:
diff changeset
41 }
a61af66fc99e Initial load
duke
parents:
diff changeset
42
a61af66fc99e Initial load
duke
parents:
diff changeset
43 inline FloatRegister VMRegImpl::as_FloatRegister() {
a61af66fc99e Initial load
duke
parents:
diff changeset
44 assert( is_FloatRegister(), "must be" );
a61af66fc99e Initial load
duke
parents:
diff changeset
45 // Yuk
a61af66fc99e Initial load
duke
parents:
diff changeset
46 return ::as_FloatRegister( value() - ConcreteRegisterImpl::max_gpr );
a61af66fc99e Initial load
duke
parents:
diff changeset
47 }
a61af66fc99e Initial load
duke
parents:
diff changeset
48
a61af66fc99e Initial load
duke
parents:
diff changeset
49 inline bool VMRegImpl::is_concrete() {
a61af66fc99e Initial load
duke
parents:
diff changeset
50 assert(is_reg(), "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
51 int v = value();
a61af66fc99e Initial load
duke
parents:
diff changeset
52 if ( v < ConcreteRegisterImpl::max_gpr ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
53 return is_even(v);
a61af66fc99e Initial load
duke
parents:
diff changeset
54 }
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // F0..F31
a61af66fc99e Initial load
duke
parents:
diff changeset
56 if ( v <= ConcreteRegisterImpl::max_gpr + 31) return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
57 if ( v < ConcreteRegisterImpl::max_fpr) {
a61af66fc99e Initial load
duke
parents:
diff changeset
58 return is_even(v);
a61af66fc99e Initial load
duke
parents:
diff changeset
59 }
a61af66fc99e Initial load
duke
parents:
diff changeset
60 assert(false, "what register?");
a61af66fc99e Initial load
duke
parents:
diff changeset
61 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
62 }