annotate src/os_cpu/linux_x86/vm/linux_x86_64.ad @ 8873:e961c11b85fe

8011102: Clear AVX registers after return from JNI call Summary: Execute vzeroupper instruction after JNI call and on exits in jit compiled code which use 256bit vectors. Reviewed-by: roland
author kvn
date Wed, 03 Apr 2013 11:12:57 -0700
parents 9b8ce46870df
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 //
4950
9b8ce46870df 7145346: VerifyStackAtCalls is broken
kvn
parents: 3851
diff changeset
2 // Copyright (c) 2003, 2012, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 // DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 //
a61af66fc99e Initial load
duke
parents:
diff changeset
5 // This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 // under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 // published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 //
a61af66fc99e Initial load
duke
parents:
diff changeset
9 // This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 // ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 // version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 // accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 //
a61af66fc99e Initial load
duke
parents:
diff changeset
15 // You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 // 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 // Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 //
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
19 // Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
20 // or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 0
diff changeset
21 // questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 //
a61af66fc99e Initial load
duke
parents:
diff changeset
23 //
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 // AMD64 Linux Architecture Description File
a61af66fc99e Initial load
duke
parents:
diff changeset
26
a61af66fc99e Initial load
duke
parents:
diff changeset
27 //----------OS-DEPENDENT ENCODING BLOCK----------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
28 // This block specifies the encoding classes used by the compiler to
a61af66fc99e Initial load
duke
parents:
diff changeset
29 // output byte streams. Encoding classes generate functions which are
a61af66fc99e Initial load
duke
parents:
diff changeset
30 // called by Machine Instruction Nodes in order to generate the bit
a61af66fc99e Initial load
duke
parents:
diff changeset
31 // encoding of the instruction. Operands specify their base encoding
a61af66fc99e Initial load
duke
parents:
diff changeset
32 // interface with the interface keyword. There are currently
a61af66fc99e Initial load
duke
parents:
diff changeset
33 // supported four interfaces, REG_INTER, CONST_INTER, MEMORY_INTER, &
a61af66fc99e Initial load
duke
parents:
diff changeset
34 // COND_INTER. REG_INTER causes an operand to generate a function
a61af66fc99e Initial load
duke
parents:
diff changeset
35 // which returns its register number when queried. CONST_INTER causes
a61af66fc99e Initial load
duke
parents:
diff changeset
36 // an operand to generate a function which returns the value of the
a61af66fc99e Initial load
duke
parents:
diff changeset
37 // constant when queried. MEMORY_INTER causes an operand to generate
a61af66fc99e Initial load
duke
parents:
diff changeset
38 // four functions which return the Base Register, the Index Register,
a61af66fc99e Initial load
duke
parents:
diff changeset
39 // the Scale Value, and the Offset Value of the operand when queried.
a61af66fc99e Initial load
duke
parents:
diff changeset
40 // COND_INTER causes an operand to generate six functions which return
a61af66fc99e Initial load
duke
parents:
diff changeset
41 // the encoding code (ie - encoding bits for the instruction)
a61af66fc99e Initial load
duke
parents:
diff changeset
42 // associated with each basic boolean condition for a conditional
a61af66fc99e Initial load
duke
parents:
diff changeset
43 // instruction. Instructions specify two basic values for encoding.
a61af66fc99e Initial load
duke
parents:
diff changeset
44 // They use the ins_encode keyword to specify their encoding class
a61af66fc99e Initial load
duke
parents:
diff changeset
45 // (which must be one of the class names specified in the encoding
a61af66fc99e Initial load
duke
parents:
diff changeset
46 // block), and they use the opcode keyword to specify, in order, their
a61af66fc99e Initial load
duke
parents:
diff changeset
47 // primary, secondary, and tertiary opcode. Only the opcode sections
a61af66fc99e Initial load
duke
parents:
diff changeset
48 // which a particular instruction needs for encoding need to be
a61af66fc99e Initial load
duke
parents:
diff changeset
49 // specified.
a61af66fc99e Initial load
duke
parents:
diff changeset
50 encode %{
a61af66fc99e Initial load
duke
parents:
diff changeset
51 // Build emit functions for each basic byte or larger field in the intel
a61af66fc99e Initial load
duke
parents:
diff changeset
52 // encoding scheme (opcode, rm, sib, immediate), and call them from C++
a61af66fc99e Initial load
duke
parents:
diff changeset
53 // code in the enc_class source block. Emit functions will live in the
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // main source block for now. In future, we can generalize this by
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // adding a syntax that specifies the sizes of fields in an order,
a61af66fc99e Initial load
duke
parents:
diff changeset
56 // so that the adlc can build the emit functions automagically
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58 %}
a61af66fc99e Initial load
duke
parents:
diff changeset
59
a61af66fc99e Initial load
duke
parents:
diff changeset
60
a61af66fc99e Initial load
duke
parents:
diff changeset
61 // Platform dependent source
a61af66fc99e Initial load
duke
parents:
diff changeset
62
4950
9b8ce46870df 7145346: VerifyStackAtCalls is broken
kvn
parents: 3851
diff changeset
63 source %{
0
a61af66fc99e Initial load
duke
parents:
diff changeset
64
a61af66fc99e Initial load
duke
parents:
diff changeset
65 %}