annotate src/cpu/x86/vm/sharedRuntime_x86_64.cpp @ 2013:ec8c74742417

7005241: C1: SEGV in java.util.concurrent.LinkedTransferQueue.xfer() with compressed oops Summary: Implementation of the CAS primitive for x64 compressed oops was incorrect. It kills rscratch2 register (r11), which is allocatable in C1. Also, we don't need to restore cmpval as it's never used after that, so we need only one temporary register, which can be scratch1. Reviewed-by: kvn, never
author iveresov
date Wed, 08 Dec 2010 02:36:36 -0800
parents f95d63e2154a
children 9508a52cbd32 3582bf76420e
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
2 * Copyright (c) 2003, 2010, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
25 #include "precompiled.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
26 #include "asm/assembler.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
27 #include "assembler_x86.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
28 #include "code/debugInfoRec.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
29 #include "code/icBuffer.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
30 #include "code/vtableStubs.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
31 #include "interpreter/interpreter.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
32 #include "oops/compiledICHolderOop.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
33 #include "prims/jvmtiRedefineClassesTrace.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
34 #include "runtime/sharedRuntime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
35 #include "runtime/vframeArray.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
36 #include "vmreg_x86.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
37 #ifdef COMPILER1
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
38 #include "c1/c1_Runtime1.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
39 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
40 #ifdef COMPILER2
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
41 #include "opto/runtime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
42 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
43
a61af66fc99e Initial load
duke
parents:
diff changeset
44 DeoptimizationBlob *SharedRuntime::_deopt_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
45 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
46 UncommonTrapBlob *SharedRuntime::_uncommon_trap_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
47 ExceptionBlob *OptoRuntime::_exception_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
48 #endif // COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
49
a61af66fc99e Initial load
duke
parents:
diff changeset
50 SafepointBlob *SharedRuntime::_polling_page_safepoint_handler_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
51 SafepointBlob *SharedRuntime::_polling_page_return_handler_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
52 RuntimeStub* SharedRuntime::_wrong_method_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
53 RuntimeStub* SharedRuntime::_ic_miss_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
54 RuntimeStub* SharedRuntime::_resolve_opt_virtual_call_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
55 RuntimeStub* SharedRuntime::_resolve_virtual_call_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
56 RuntimeStub* SharedRuntime::_resolve_static_call_blob;
a61af66fc99e Initial load
duke
parents:
diff changeset
57
524
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 520
diff changeset
58 const int StackAlignmentInSlots = StackAlignmentInBytes / VMRegImpl::stack_slot_size;
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 520
diff changeset
59
0
a61af66fc99e Initial load
duke
parents:
diff changeset
60 #define __ masm->
a61af66fc99e Initial load
duke
parents:
diff changeset
61
a61af66fc99e Initial load
duke
parents:
diff changeset
62 class SimpleRuntimeFrame {
a61af66fc99e Initial load
duke
parents:
diff changeset
63
a61af66fc99e Initial load
duke
parents:
diff changeset
64 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
65
a61af66fc99e Initial load
duke
parents:
diff changeset
66 // Most of the runtime stubs have this simple frame layout.
a61af66fc99e Initial load
duke
parents:
diff changeset
67 // This class exists to make the layout shared in one place.
a61af66fc99e Initial load
duke
parents:
diff changeset
68 // Offsets are for compiler stack slots, which are jints.
a61af66fc99e Initial load
duke
parents:
diff changeset
69 enum layout {
a61af66fc99e Initial load
duke
parents:
diff changeset
70 // The frame sender code expects that rbp will be in the "natural" place and
a61af66fc99e Initial load
duke
parents:
diff changeset
71 // will override any oopMap setting for it. We must therefore force the layout
a61af66fc99e Initial load
duke
parents:
diff changeset
72 // so that it agrees with the frame sender code.
a61af66fc99e Initial load
duke
parents:
diff changeset
73 rbp_off = frame::arg_reg_save_area_bytes/BytesPerInt,
a61af66fc99e Initial load
duke
parents:
diff changeset
74 rbp_off2,
a61af66fc99e Initial load
duke
parents:
diff changeset
75 return_off, return_off2,
a61af66fc99e Initial load
duke
parents:
diff changeset
76 framesize
a61af66fc99e Initial load
duke
parents:
diff changeset
77 };
a61af66fc99e Initial load
duke
parents:
diff changeset
78 };
a61af66fc99e Initial load
duke
parents:
diff changeset
79
a61af66fc99e Initial load
duke
parents:
diff changeset
80 class RegisterSaver {
a61af66fc99e Initial load
duke
parents:
diff changeset
81 // Capture info about frame layout. Layout offsets are in jint
a61af66fc99e Initial load
duke
parents:
diff changeset
82 // units because compiler frame slots are jints.
a61af66fc99e Initial load
duke
parents:
diff changeset
83 #define DEF_XMM_OFFS(regnum) xmm ## regnum ## _off = xmm_off + (regnum)*16/BytesPerInt, xmm ## regnum ## H_off
a61af66fc99e Initial load
duke
parents:
diff changeset
84 enum layout {
a61af66fc99e Initial load
duke
parents:
diff changeset
85 fpu_state_off = frame::arg_reg_save_area_bytes/BytesPerInt, // fxsave save area
a61af66fc99e Initial load
duke
parents:
diff changeset
86 xmm_off = fpu_state_off + 160/BytesPerInt, // offset in fxsave save area
a61af66fc99e Initial load
duke
parents:
diff changeset
87 DEF_XMM_OFFS(0),
a61af66fc99e Initial load
duke
parents:
diff changeset
88 DEF_XMM_OFFS(1),
a61af66fc99e Initial load
duke
parents:
diff changeset
89 DEF_XMM_OFFS(2),
a61af66fc99e Initial load
duke
parents:
diff changeset
90 DEF_XMM_OFFS(3),
a61af66fc99e Initial load
duke
parents:
diff changeset
91 DEF_XMM_OFFS(4),
a61af66fc99e Initial load
duke
parents:
diff changeset
92 DEF_XMM_OFFS(5),
a61af66fc99e Initial load
duke
parents:
diff changeset
93 DEF_XMM_OFFS(6),
a61af66fc99e Initial load
duke
parents:
diff changeset
94 DEF_XMM_OFFS(7),
a61af66fc99e Initial load
duke
parents:
diff changeset
95 DEF_XMM_OFFS(8),
a61af66fc99e Initial load
duke
parents:
diff changeset
96 DEF_XMM_OFFS(9),
a61af66fc99e Initial load
duke
parents:
diff changeset
97 DEF_XMM_OFFS(10),
a61af66fc99e Initial load
duke
parents:
diff changeset
98 DEF_XMM_OFFS(11),
a61af66fc99e Initial load
duke
parents:
diff changeset
99 DEF_XMM_OFFS(12),
a61af66fc99e Initial load
duke
parents:
diff changeset
100 DEF_XMM_OFFS(13),
a61af66fc99e Initial load
duke
parents:
diff changeset
101 DEF_XMM_OFFS(14),
a61af66fc99e Initial load
duke
parents:
diff changeset
102 DEF_XMM_OFFS(15),
a61af66fc99e Initial load
duke
parents:
diff changeset
103 fpu_state_end = fpu_state_off + ((FPUStateSizeInWords-1)*wordSize / BytesPerInt),
a61af66fc99e Initial load
duke
parents:
diff changeset
104 fpu_stateH_end,
a61af66fc99e Initial load
duke
parents:
diff changeset
105 r15_off, r15H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
106 r14_off, r14H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
107 r13_off, r13H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
108 r12_off, r12H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
109 r11_off, r11H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
110 r10_off, r10H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
111 r9_off, r9H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
112 r8_off, r8H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
113 rdi_off, rdiH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
114 rsi_off, rsiH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
115 ignore_off, ignoreH_off, // extra copy of rbp
a61af66fc99e Initial load
duke
parents:
diff changeset
116 rsp_off, rspH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
117 rbx_off, rbxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
118 rdx_off, rdxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
119 rcx_off, rcxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
120 rax_off, raxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
121 // 16-byte stack alignment fill word: see MacroAssembler::push/pop_IU_state
a61af66fc99e Initial load
duke
parents:
diff changeset
122 align_off, alignH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
123 flags_off, flagsH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
124 // The frame sender code expects that rbp will be in the "natural" place and
a61af66fc99e Initial load
duke
parents:
diff changeset
125 // will override any oopMap setting for it. We must therefore force the layout
a61af66fc99e Initial load
duke
parents:
diff changeset
126 // so that it agrees with the frame sender code.
a61af66fc99e Initial load
duke
parents:
diff changeset
127 rbp_off, rbpH_off, // copy of rbp we will restore
a61af66fc99e Initial load
duke
parents:
diff changeset
128 return_off, returnH_off, // slot for return address
a61af66fc99e Initial load
duke
parents:
diff changeset
129 reg_save_size // size in compiler stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
130 };
a61af66fc99e Initial load
duke
parents:
diff changeset
131
a61af66fc99e Initial load
duke
parents:
diff changeset
132 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
133 static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
134 static void restore_live_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
135
a61af66fc99e Initial load
duke
parents:
diff changeset
136 // Offsets into the register save area
a61af66fc99e Initial load
duke
parents:
diff changeset
137 // Used by deoptimization when it is managing result register
a61af66fc99e Initial load
duke
parents:
diff changeset
138 // values on its own
a61af66fc99e Initial load
duke
parents:
diff changeset
139
a61af66fc99e Initial load
duke
parents:
diff changeset
140 static int rax_offset_in_bytes(void) { return BytesPerInt * rax_off; }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
141 static int rdx_offset_in_bytes(void) { return BytesPerInt * rdx_off; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
142 static int rbx_offset_in_bytes(void) { return BytesPerInt * rbx_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
143 static int xmm0_offset_in_bytes(void) { return BytesPerInt * xmm0_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
144 static int return_offset_in_bytes(void) { return BytesPerInt * return_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
145
a61af66fc99e Initial load
duke
parents:
diff changeset
146 // During deoptimization only the result registers need to be restored,
a61af66fc99e Initial load
duke
parents:
diff changeset
147 // all the other values have already been extracted.
a61af66fc99e Initial load
duke
parents:
diff changeset
148 static void restore_result_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
149 };
a61af66fc99e Initial load
duke
parents:
diff changeset
150
a61af66fc99e Initial load
duke
parents:
diff changeset
151 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words) {
a61af66fc99e Initial load
duke
parents:
diff changeset
152
a61af66fc99e Initial load
duke
parents:
diff changeset
153 // Always make the frame size 16-byte aligned
a61af66fc99e Initial load
duke
parents:
diff changeset
154 int frame_size_in_bytes = round_to(additional_frame_words*wordSize +
a61af66fc99e Initial load
duke
parents:
diff changeset
155 reg_save_size*BytesPerInt, 16);
a61af66fc99e Initial load
duke
parents:
diff changeset
156 // OopMap frame size is in compiler stack slots (jint's) not bytes or words
a61af66fc99e Initial load
duke
parents:
diff changeset
157 int frame_size_in_slots = frame_size_in_bytes / BytesPerInt;
a61af66fc99e Initial load
duke
parents:
diff changeset
158 // The caller will allocate additional_frame_words
a61af66fc99e Initial load
duke
parents:
diff changeset
159 int additional_frame_slots = additional_frame_words*wordSize / BytesPerInt;
a61af66fc99e Initial load
duke
parents:
diff changeset
160 // CodeBlob frame size is in words.
a61af66fc99e Initial load
duke
parents:
diff changeset
161 int frame_size_in_words = frame_size_in_bytes / wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
162 *total_frame_words = frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
163
a61af66fc99e Initial load
duke
parents:
diff changeset
164 // Save registers, fpu state, and flags.
a61af66fc99e Initial load
duke
parents:
diff changeset
165 // We assume caller has already pushed the return address onto the
a61af66fc99e Initial load
duke
parents:
diff changeset
166 // stack, so rsp is 8-byte aligned here.
a61af66fc99e Initial load
duke
parents:
diff changeset
167 // We push rpb twice in this sequence because we want the real rbp
a61af66fc99e Initial load
duke
parents:
diff changeset
168 // to be under the return like a normal enter.
a61af66fc99e Initial load
duke
parents:
diff changeset
169
a61af66fc99e Initial load
duke
parents:
diff changeset
170 __ enter(); // rsp becomes 16-byte aligned here
a61af66fc99e Initial load
duke
parents:
diff changeset
171 __ push_CPU_state(); // Push a multiple of 16 bytes
a61af66fc99e Initial load
duke
parents:
diff changeset
172 if (frame::arg_reg_save_area_bytes != 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
173 // Allocate argument register save area
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
174 __ subptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
175 }
a61af66fc99e Initial load
duke
parents:
diff changeset
176
a61af66fc99e Initial load
duke
parents:
diff changeset
177 // Set an oopmap for the call site. This oopmap will map all
a61af66fc99e Initial load
duke
parents:
diff changeset
178 // oop-registers and debug-info registers as callee-saved. This
a61af66fc99e Initial load
duke
parents:
diff changeset
179 // will allow deoptimization at this safepoint to find all possible
a61af66fc99e Initial load
duke
parents:
diff changeset
180 // debug-info recordings, as well as let GC find all oops.
a61af66fc99e Initial load
duke
parents:
diff changeset
181
a61af66fc99e Initial load
duke
parents:
diff changeset
182 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
183 OopMap* map = new OopMap(frame_size_in_slots, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
184 map->set_callee_saved(VMRegImpl::stack2reg( rax_off + additional_frame_slots), rax->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
185 map->set_callee_saved(VMRegImpl::stack2reg( rcx_off + additional_frame_slots), rcx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
186 map->set_callee_saved(VMRegImpl::stack2reg( rdx_off + additional_frame_slots), rdx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
187 map->set_callee_saved(VMRegImpl::stack2reg( rbx_off + additional_frame_slots), rbx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
188 // rbp location is known implicitly by the frame sender code, needs no oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
189 // and the location where rbp was saved by is ignored
a61af66fc99e Initial load
duke
parents:
diff changeset
190 map->set_callee_saved(VMRegImpl::stack2reg( rsi_off + additional_frame_slots), rsi->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
191 map->set_callee_saved(VMRegImpl::stack2reg( rdi_off + additional_frame_slots), rdi->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
192 map->set_callee_saved(VMRegImpl::stack2reg( r8_off + additional_frame_slots), r8->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
193 map->set_callee_saved(VMRegImpl::stack2reg( r9_off + additional_frame_slots), r9->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
194 map->set_callee_saved(VMRegImpl::stack2reg( r10_off + additional_frame_slots), r10->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
195 map->set_callee_saved(VMRegImpl::stack2reg( r11_off + additional_frame_slots), r11->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
196 map->set_callee_saved(VMRegImpl::stack2reg( r12_off + additional_frame_slots), r12->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
197 map->set_callee_saved(VMRegImpl::stack2reg( r13_off + additional_frame_slots), r13->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
198 map->set_callee_saved(VMRegImpl::stack2reg( r14_off + additional_frame_slots), r14->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
199 map->set_callee_saved(VMRegImpl::stack2reg( r15_off + additional_frame_slots), r15->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
200 map->set_callee_saved(VMRegImpl::stack2reg(xmm0_off + additional_frame_slots), xmm0->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
201 map->set_callee_saved(VMRegImpl::stack2reg(xmm1_off + additional_frame_slots), xmm1->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
202 map->set_callee_saved(VMRegImpl::stack2reg(xmm2_off + additional_frame_slots), xmm2->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
203 map->set_callee_saved(VMRegImpl::stack2reg(xmm3_off + additional_frame_slots), xmm3->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
204 map->set_callee_saved(VMRegImpl::stack2reg(xmm4_off + additional_frame_slots), xmm4->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
205 map->set_callee_saved(VMRegImpl::stack2reg(xmm5_off + additional_frame_slots), xmm5->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
206 map->set_callee_saved(VMRegImpl::stack2reg(xmm6_off + additional_frame_slots), xmm6->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
207 map->set_callee_saved(VMRegImpl::stack2reg(xmm7_off + additional_frame_slots), xmm7->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
208 map->set_callee_saved(VMRegImpl::stack2reg(xmm8_off + additional_frame_slots), xmm8->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
209 map->set_callee_saved(VMRegImpl::stack2reg(xmm9_off + additional_frame_slots), xmm9->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
210 map->set_callee_saved(VMRegImpl::stack2reg(xmm10_off + additional_frame_slots), xmm10->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
211 map->set_callee_saved(VMRegImpl::stack2reg(xmm11_off + additional_frame_slots), xmm11->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
212 map->set_callee_saved(VMRegImpl::stack2reg(xmm12_off + additional_frame_slots), xmm12->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
213 map->set_callee_saved(VMRegImpl::stack2reg(xmm13_off + additional_frame_slots), xmm13->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
214 map->set_callee_saved(VMRegImpl::stack2reg(xmm14_off + additional_frame_slots), xmm14->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
215 map->set_callee_saved(VMRegImpl::stack2reg(xmm15_off + additional_frame_slots), xmm15->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
216
a61af66fc99e Initial load
duke
parents:
diff changeset
217 // %%% These should all be a waste but we'll keep things as they were for now
a61af66fc99e Initial load
duke
parents:
diff changeset
218 if (true) {
a61af66fc99e Initial load
duke
parents:
diff changeset
219 map->set_callee_saved(VMRegImpl::stack2reg( raxH_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
220 rax->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
221 map->set_callee_saved(VMRegImpl::stack2reg( rcxH_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
222 rcx->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
223 map->set_callee_saved(VMRegImpl::stack2reg( rdxH_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
224 rdx->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
225 map->set_callee_saved(VMRegImpl::stack2reg( rbxH_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
226 rbx->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
227 // rbp location is known implicitly by the frame sender code, needs no oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
228 map->set_callee_saved(VMRegImpl::stack2reg( rsiH_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
229 rsi->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
230 map->set_callee_saved(VMRegImpl::stack2reg( rdiH_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
231 rdi->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
232 map->set_callee_saved(VMRegImpl::stack2reg( r8H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
233 r8->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
234 map->set_callee_saved(VMRegImpl::stack2reg( r9H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
235 r9->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
236 map->set_callee_saved(VMRegImpl::stack2reg( r10H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
237 r10->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
238 map->set_callee_saved(VMRegImpl::stack2reg( r11H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
239 r11->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
240 map->set_callee_saved(VMRegImpl::stack2reg( r12H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
241 r12->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
242 map->set_callee_saved(VMRegImpl::stack2reg( r13H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
243 r13->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
244 map->set_callee_saved(VMRegImpl::stack2reg( r14H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
245 r14->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
246 map->set_callee_saved(VMRegImpl::stack2reg( r15H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
247 r15->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
248 map->set_callee_saved(VMRegImpl::stack2reg(xmm0H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
249 xmm0->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
250 map->set_callee_saved(VMRegImpl::stack2reg(xmm1H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
251 xmm1->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
252 map->set_callee_saved(VMRegImpl::stack2reg(xmm2H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
253 xmm2->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
254 map->set_callee_saved(VMRegImpl::stack2reg(xmm3H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
255 xmm3->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
256 map->set_callee_saved(VMRegImpl::stack2reg(xmm4H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
257 xmm4->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
258 map->set_callee_saved(VMRegImpl::stack2reg(xmm5H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
259 xmm5->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
260 map->set_callee_saved(VMRegImpl::stack2reg(xmm6H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
261 xmm6->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
262 map->set_callee_saved(VMRegImpl::stack2reg(xmm7H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
263 xmm7->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
264 map->set_callee_saved(VMRegImpl::stack2reg(xmm8H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
265 xmm8->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
266 map->set_callee_saved(VMRegImpl::stack2reg(xmm9H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
267 xmm9->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
268 map->set_callee_saved(VMRegImpl::stack2reg(xmm10H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
269 xmm10->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
270 map->set_callee_saved(VMRegImpl::stack2reg(xmm11H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
271 xmm11->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
272 map->set_callee_saved(VMRegImpl::stack2reg(xmm12H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
273 xmm12->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
274 map->set_callee_saved(VMRegImpl::stack2reg(xmm13H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
275 xmm13->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
276 map->set_callee_saved(VMRegImpl::stack2reg(xmm14H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
277 xmm14->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
278 map->set_callee_saved(VMRegImpl::stack2reg(xmm15H_off + additional_frame_slots),
a61af66fc99e Initial load
duke
parents:
diff changeset
279 xmm15->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
280 }
a61af66fc99e Initial load
duke
parents:
diff changeset
281
a61af66fc99e Initial load
duke
parents:
diff changeset
282 return map;
a61af66fc99e Initial load
duke
parents:
diff changeset
283 }
a61af66fc99e Initial load
duke
parents:
diff changeset
284
a61af66fc99e Initial load
duke
parents:
diff changeset
285 void RegisterSaver::restore_live_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
286 if (frame::arg_reg_save_area_bytes != 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
287 // Pop arg register save area
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
288 __ addptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
289 }
a61af66fc99e Initial load
duke
parents:
diff changeset
290 // Recover CPU state
a61af66fc99e Initial load
duke
parents:
diff changeset
291 __ pop_CPU_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
292 // Get the rbp described implicitly by the calling convention (no oopMap)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
293 __ pop(rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
294 }
a61af66fc99e Initial load
duke
parents:
diff changeset
295
a61af66fc99e Initial load
duke
parents:
diff changeset
296 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
297
a61af66fc99e Initial load
duke
parents:
diff changeset
298 // Just restore result register. Only used by deoptimization. By
a61af66fc99e Initial load
duke
parents:
diff changeset
299 // now any callee save register that needs to be restored to a c2
a61af66fc99e Initial load
duke
parents:
diff changeset
300 // caller of the deoptee has been extracted into the vframeArray
a61af66fc99e Initial load
duke
parents:
diff changeset
301 // and will be stuffed into the c2i adapter we create for later
a61af66fc99e Initial load
duke
parents:
diff changeset
302 // restoration so only result registers need to be restored here.
a61af66fc99e Initial load
duke
parents:
diff changeset
303
a61af66fc99e Initial load
duke
parents:
diff changeset
304 // Restore fp result register
a61af66fc99e Initial load
duke
parents:
diff changeset
305 __ movdbl(xmm0, Address(rsp, xmm0_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
306 // Restore integer result register
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
307 __ movptr(rax, Address(rsp, rax_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
308 __ movptr(rdx, Address(rsp, rdx_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
309
0
a61af66fc99e Initial load
duke
parents:
diff changeset
310 // Pop all of the register save are off the stack except the return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
311 __ addptr(rsp, return_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
312 }
a61af66fc99e Initial load
duke
parents:
diff changeset
313
a61af66fc99e Initial load
duke
parents:
diff changeset
314 // The java_calling_convention describes stack locations as ideal slots on
a61af66fc99e Initial load
duke
parents:
diff changeset
315 // a frame with no abi restrictions. Since we must observe abi restrictions
a61af66fc99e Initial load
duke
parents:
diff changeset
316 // (like the placement of the register window) the slots must be biased by
a61af66fc99e Initial load
duke
parents:
diff changeset
317 // the following value.
a61af66fc99e Initial load
duke
parents:
diff changeset
318 static int reg2offset_in(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
319 // Account for saved rbp and return address
a61af66fc99e Initial load
duke
parents:
diff changeset
320 // This should really be in_preserve_stack_slots
a61af66fc99e Initial load
duke
parents:
diff changeset
321 return (r->reg2stack() + 4) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
322 }
a61af66fc99e Initial load
duke
parents:
diff changeset
323
a61af66fc99e Initial load
duke
parents:
diff changeset
324 static int reg2offset_out(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
325 return (r->reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
326 }
a61af66fc99e Initial load
duke
parents:
diff changeset
327
a61af66fc99e Initial load
duke
parents:
diff changeset
328 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
329 // Read the array of BasicTypes from a signature, and compute where the
a61af66fc99e Initial load
duke
parents:
diff changeset
330 // arguments should go. Values in the VMRegPair regs array refer to 4-byte
a61af66fc99e Initial load
duke
parents:
diff changeset
331 // quantities. Values less than VMRegImpl::stack0 are registers, those above
a61af66fc99e Initial load
duke
parents:
diff changeset
332 // refer to 4-byte stack slots. All stack slots are based off of the stack pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
333 // as framesizes are fixed.
a61af66fc99e Initial load
duke
parents:
diff changeset
334 // VMRegImpl::stack0 refers to the first slot 0(sp).
a61af66fc99e Initial load
duke
parents:
diff changeset
335 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher. Register
a61af66fc99e Initial load
duke
parents:
diff changeset
336 // up to RegisterImpl::number_of_registers) are the 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
337 // integer registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
338
a61af66fc99e Initial load
duke
parents:
diff changeset
339 // Note: the INPUTS in sig_bt are in units of Java argument words, which are
a61af66fc99e Initial load
duke
parents:
diff changeset
340 // either 32-bit or 64-bit depending on the build. The OUTPUTS are in 32-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
341 // units regardless of build. Of course for i486 there is no 64 bit build
a61af66fc99e Initial load
duke
parents:
diff changeset
342
a61af66fc99e Initial load
duke
parents:
diff changeset
343 // The Java calling convention is a "shifted" version of the C ABI.
a61af66fc99e Initial load
duke
parents:
diff changeset
344 // By skipping the first C ABI register we can call non-static jni methods
a61af66fc99e Initial load
duke
parents:
diff changeset
345 // with small numbers of arguments without having to shuffle the arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
346 // at all. Since we control the java ABI we ought to at least get some
a61af66fc99e Initial load
duke
parents:
diff changeset
347 // advantage out of it.
a61af66fc99e Initial load
duke
parents:
diff changeset
348
a61af66fc99e Initial load
duke
parents:
diff changeset
349 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
350 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
351 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
352 int is_outgoing) {
a61af66fc99e Initial load
duke
parents:
diff changeset
353
a61af66fc99e Initial load
duke
parents:
diff changeset
354 // Create the mapping between argument positions and
a61af66fc99e Initial load
duke
parents:
diff changeset
355 // registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
356 static const Register INT_ArgReg[Argument::n_int_register_parameters_j] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
357 j_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4, j_rarg5
a61af66fc99e Initial load
duke
parents:
diff changeset
358 };
a61af66fc99e Initial load
duke
parents:
diff changeset
359 static const XMMRegister FP_ArgReg[Argument::n_float_register_parameters_j] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
360 j_farg0, j_farg1, j_farg2, j_farg3,
a61af66fc99e Initial load
duke
parents:
diff changeset
361 j_farg4, j_farg5, j_farg6, j_farg7
a61af66fc99e Initial load
duke
parents:
diff changeset
362 };
a61af66fc99e Initial load
duke
parents:
diff changeset
363
a61af66fc99e Initial load
duke
parents:
diff changeset
364
a61af66fc99e Initial load
duke
parents:
diff changeset
365 uint int_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
366 uint fp_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
367 uint stk_args = 0; // inc by 2 each time
a61af66fc99e Initial load
duke
parents:
diff changeset
368
a61af66fc99e Initial load
duke
parents:
diff changeset
369 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
370 switch (sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
371 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
372 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
373 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
374 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
375 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
376 if (int_args < Argument::n_int_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
377 regs[i].set1(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
378 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
379 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
380 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
381 }
a61af66fc99e Initial load
duke
parents:
diff changeset
382 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
383 case T_VOID:
a61af66fc99e Initial load
duke
parents:
diff changeset
384 // halves of T_LONG or T_DOUBLE
a61af66fc99e Initial load
duke
parents:
diff changeset
385 assert(i != 0 && (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
386 regs[i].set_bad();
a61af66fc99e Initial load
duke
parents:
diff changeset
387 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
388 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
389 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
390 // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
391 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
392 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
393 case T_ADDRESS:
a61af66fc99e Initial load
duke
parents:
diff changeset
394 if (int_args < Argument::n_int_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
395 regs[i].set2(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
396 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
397 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
398 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
399 }
a61af66fc99e Initial load
duke
parents:
diff changeset
400 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
401 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
402 if (fp_args < Argument::n_float_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
403 regs[i].set1(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
404 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
405 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
406 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
407 }
a61af66fc99e Initial load
duke
parents:
diff changeset
408 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
409 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
410 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
411 if (fp_args < Argument::n_float_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
412 regs[i].set2(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
413 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
414 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
415 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
416 }
a61af66fc99e Initial load
duke
parents:
diff changeset
417 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
418 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
419 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
420 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
421 }
a61af66fc99e Initial load
duke
parents:
diff changeset
422 }
a61af66fc99e Initial load
duke
parents:
diff changeset
423
a61af66fc99e Initial load
duke
parents:
diff changeset
424 return round_to(stk_args, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
425 }
a61af66fc99e Initial load
duke
parents:
diff changeset
426
a61af66fc99e Initial load
duke
parents:
diff changeset
427 // Patch the callers callsite with entry to compiled code if it exists.
a61af66fc99e Initial load
duke
parents:
diff changeset
428 static void patch_callers_callsite(MacroAssembler *masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
429 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
430 __ verify_oop(rbx);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
431 __ cmpptr(Address(rbx, in_bytes(methodOopDesc::code_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
432 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
433
a61af66fc99e Initial load
duke
parents:
diff changeset
434 // Save the current stack pointer
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
435 __ mov(r13, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
436 // Schedule the branch target address early.
a61af66fc99e Initial load
duke
parents:
diff changeset
437 // Call into the VM to patch the caller, then jump to compiled callee
a61af66fc99e Initial load
duke
parents:
diff changeset
438 // rax isn't live so capture return address while we easily can
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
439 __ movptr(rax, Address(rsp, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
440
a61af66fc99e Initial load
duke
parents:
diff changeset
441 // align stack so push_CPU_state doesn't fault
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
442 __ andptr(rsp, -(StackAlignmentInBytes));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
443 __ push_CPU_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
444
a61af66fc99e Initial load
duke
parents:
diff changeset
445
a61af66fc99e Initial load
duke
parents:
diff changeset
446 __ verify_oop(rbx);
a61af66fc99e Initial load
duke
parents:
diff changeset
447 // VM needs caller's callsite
a61af66fc99e Initial load
duke
parents:
diff changeset
448 // VM needs target method
a61af66fc99e Initial load
duke
parents:
diff changeset
449 // This needs to be a long call since we will relocate this adapter to
a61af66fc99e Initial load
duke
parents:
diff changeset
450 // the codeBuffer and it may not reach
a61af66fc99e Initial load
duke
parents:
diff changeset
451
a61af66fc99e Initial load
duke
parents:
diff changeset
452 // Allocate argument register save area
a61af66fc99e Initial load
duke
parents:
diff changeset
453 if (frame::arg_reg_save_area_bytes != 0) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
454 __ subptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
455 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
456 __ mov(c_rarg0, rbx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
457 __ mov(c_rarg1, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
458 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite)));
a61af66fc99e Initial load
duke
parents:
diff changeset
459
a61af66fc99e Initial load
duke
parents:
diff changeset
460 // De-allocate argument register save area
a61af66fc99e Initial load
duke
parents:
diff changeset
461 if (frame::arg_reg_save_area_bytes != 0) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
462 __ addptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
463 }
a61af66fc99e Initial load
duke
parents:
diff changeset
464
a61af66fc99e Initial load
duke
parents:
diff changeset
465 __ pop_CPU_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
466 // restore sp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
467 __ mov(rsp, r13);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
468 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
469 }
a61af66fc99e Initial load
duke
parents:
diff changeset
470
a61af66fc99e Initial load
duke
parents:
diff changeset
471
a61af66fc99e Initial load
duke
parents:
diff changeset
472 static void gen_c2i_adapter(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
473 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
474 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
475 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
476 const VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
477 Label& skip_fixup) {
a61af66fc99e Initial load
duke
parents:
diff changeset
478 // Before we get into the guts of the C2I adapter, see if we should be here
a61af66fc99e Initial load
duke
parents:
diff changeset
479 // at all. We've come from compiled code and are attempting to jump to the
a61af66fc99e Initial load
duke
parents:
diff changeset
480 // interpreter, which means the caller made a static call to get here
a61af66fc99e Initial load
duke
parents:
diff changeset
481 // (vcalls always get a compiled target if there is one). Check for a
a61af66fc99e Initial load
duke
parents:
diff changeset
482 // compiled target. If there is one, we need to patch the caller's call.
a61af66fc99e Initial load
duke
parents:
diff changeset
483 patch_callers_callsite(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
484
a61af66fc99e Initial load
duke
parents:
diff changeset
485 __ bind(skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
486
a61af66fc99e Initial load
duke
parents:
diff changeset
487 // Since all args are passed on the stack, total_args_passed *
a61af66fc99e Initial load
duke
parents:
diff changeset
488 // Interpreter::stackElementSize is the space we need. Plus 1 because
a61af66fc99e Initial load
duke
parents:
diff changeset
489 // we also account for the return address location since
a61af66fc99e Initial load
duke
parents:
diff changeset
490 // we store it first rather than hold it in rax across all the shuffling
a61af66fc99e Initial load
duke
parents:
diff changeset
491
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
492 int extraspace = (total_args_passed * Interpreter::stackElementSize) + wordSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
493
a61af66fc99e Initial load
duke
parents:
diff changeset
494 // stack is aligned, keep it that way
a61af66fc99e Initial load
duke
parents:
diff changeset
495 extraspace = round_to(extraspace, 2*wordSize);
a61af66fc99e Initial load
duke
parents:
diff changeset
496
a61af66fc99e Initial load
duke
parents:
diff changeset
497 // Get return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
498 __ pop(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
499
a61af66fc99e Initial load
duke
parents:
diff changeset
500 // set senderSP value
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
501 __ mov(r13, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
502
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
503 __ subptr(rsp, extraspace);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
504
a61af66fc99e Initial load
duke
parents:
diff changeset
505 // Store the return address in the expected location
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
506 __ movptr(Address(rsp, 0), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
507
a61af66fc99e Initial load
duke
parents:
diff changeset
508 // Now write the args into the outgoing interpreter space
a61af66fc99e Initial load
duke
parents:
diff changeset
509 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
510 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
511 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
512 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
513 }
a61af66fc99e Initial load
duke
parents:
diff changeset
514
a61af66fc99e Initial load
duke
parents:
diff changeset
515 // offset to start parameters
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
516 int st_off = (total_args_passed - i) * Interpreter::stackElementSize;
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
517 int next_off = st_off - Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
518
a61af66fc99e Initial load
duke
parents:
diff changeset
519 // Say 4 args:
a61af66fc99e Initial load
duke
parents:
diff changeset
520 // i st_off
a61af66fc99e Initial load
duke
parents:
diff changeset
521 // 0 32 T_LONG
a61af66fc99e Initial load
duke
parents:
diff changeset
522 // 1 24 T_VOID
a61af66fc99e Initial load
duke
parents:
diff changeset
523 // 2 16 T_OBJECT
a61af66fc99e Initial load
duke
parents:
diff changeset
524 // 3 8 T_BOOL
a61af66fc99e Initial load
duke
parents:
diff changeset
525 // - 0 return address
a61af66fc99e Initial load
duke
parents:
diff changeset
526 //
a61af66fc99e Initial load
duke
parents:
diff changeset
527 // However to make thing extra confusing. Because we can fit a long/double in
a61af66fc99e Initial load
duke
parents:
diff changeset
528 // a single slot on a 64 bt vm and it would be silly to break them up, the interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
529 // leaves one slot empty and only stores to a single slot. In this case the
a61af66fc99e Initial load
duke
parents:
diff changeset
530 // slot that is occupied is the T_VOID slot. See I said it was confusing.
a61af66fc99e Initial load
duke
parents:
diff changeset
531
a61af66fc99e Initial load
duke
parents:
diff changeset
532 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
533 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
534 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
535 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
536 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
537 }
a61af66fc99e Initial load
duke
parents:
diff changeset
538 if (r_1->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
539 // memory to memory use rax
a61af66fc99e Initial load
duke
parents:
diff changeset
540 int ld_off = r_1->reg2stack() * VMRegImpl::stack_slot_size + extraspace;
a61af66fc99e Initial load
duke
parents:
diff changeset
541 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
542 // sign extend??
a61af66fc99e Initial load
duke
parents:
diff changeset
543 __ movl(rax, Address(rsp, ld_off));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
544 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
545
a61af66fc99e Initial load
duke
parents:
diff changeset
546 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
547
a61af66fc99e Initial load
duke
parents:
diff changeset
548 __ movq(rax, Address(rsp, ld_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
549
a61af66fc99e Initial load
duke
parents:
diff changeset
550 // Two VMREgs|OptoRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
a61af66fc99e Initial load
duke
parents:
diff changeset
551 // T_DOUBLE and T_LONG use two slots in the interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
552 if ( sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
553 // ld_off == LSW, ld_off+wordSize == MSW
a61af66fc99e Initial load
duke
parents:
diff changeset
554 // st_off == MSW, next_off == LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
555 __ movq(Address(rsp, next_off), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
556 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
557 // Overwrite the unused slot with known junk
a61af66fc99e Initial load
duke
parents:
diff changeset
558 __ mov64(rax, CONST64(0xdeadffffdeadaaaa));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
559 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
560 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
561 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
562 __ movq(Address(rsp, st_off), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
563 }
a61af66fc99e Initial load
duke
parents:
diff changeset
564 }
a61af66fc99e Initial load
duke
parents:
diff changeset
565 } else if (r_1->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
566 Register r = r_1->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
567 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
568 // must be only an int (or less ) so move only 32bits to slot
a61af66fc99e Initial load
duke
parents:
diff changeset
569 // why not sign extend??
a61af66fc99e Initial load
duke
parents:
diff changeset
570 __ movl(Address(rsp, st_off), r);
a61af66fc99e Initial load
duke
parents:
diff changeset
571 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
572 // Two VMREgs|OptoRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
a61af66fc99e Initial load
duke
parents:
diff changeset
573 // T_DOUBLE and T_LONG use two slots in the interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
574 if ( sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
575 // long/double in gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
576 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
577 // Overwrite the unused slot with known junk
a61af66fc99e Initial load
duke
parents:
diff changeset
578 __ mov64(rax, CONST64(0xdeadffffdeadaaab));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
579 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
580 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
581 __ movq(Address(rsp, next_off), r);
a61af66fc99e Initial load
duke
parents:
diff changeset
582 } else {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
583 __ movptr(Address(rsp, st_off), r);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
584 }
a61af66fc99e Initial load
duke
parents:
diff changeset
585 }
a61af66fc99e Initial load
duke
parents:
diff changeset
586 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
587 assert(r_1->is_XMMRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
588 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
589 // only a float use just part of the slot
a61af66fc99e Initial load
duke
parents:
diff changeset
590 __ movflt(Address(rsp, st_off), r_1->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
591 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
592 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
593 // Overwrite the unused slot with known junk
a61af66fc99e Initial load
duke
parents:
diff changeset
594 __ mov64(rax, CONST64(0xdeadffffdeadaaac));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
595 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
596 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
597 __ movdbl(Address(rsp, next_off), r_1->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
598 }
a61af66fc99e Initial load
duke
parents:
diff changeset
599 }
a61af66fc99e Initial load
duke
parents:
diff changeset
600 }
a61af66fc99e Initial load
duke
parents:
diff changeset
601
a61af66fc99e Initial load
duke
parents:
diff changeset
602 // Schedule the branch target address early.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
603 __ movptr(rcx, Address(rbx, in_bytes(methodOopDesc::interpreter_entry_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
604 __ jmp(rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
605 }
a61af66fc99e Initial load
duke
parents:
diff changeset
606
a61af66fc99e Initial load
duke
parents:
diff changeset
607 static void gen_i2c_adapter(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
608 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
609 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
610 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
611 const VMRegPair *regs) {
a61af66fc99e Initial load
duke
parents:
diff changeset
612
a61af66fc99e Initial load
duke
parents:
diff changeset
613 //
a61af66fc99e Initial load
duke
parents:
diff changeset
614 // We will only enter here from an interpreted frame and never from after
a61af66fc99e Initial load
duke
parents:
diff changeset
615 // passing thru a c2i. Azul allowed this but we do not. If we lose the
a61af66fc99e Initial load
duke
parents:
diff changeset
616 // race and use a c2i we will remain interpreted for the race loser(s).
a61af66fc99e Initial load
duke
parents:
diff changeset
617 // This removes all sorts of headaches on the x86 side and also eliminates
a61af66fc99e Initial load
duke
parents:
diff changeset
618 // the possibility of having c2i -> i2c -> c2i -> ... endless transitions.
a61af66fc99e Initial load
duke
parents:
diff changeset
619
a61af66fc99e Initial load
duke
parents:
diff changeset
620
a61af66fc99e Initial load
duke
parents:
diff changeset
621 // Note: r13 contains the senderSP on entry. We must preserve it since
a61af66fc99e Initial load
duke
parents:
diff changeset
622 // we may do a i2c -> c2i transition if we lose a race where compiled
a61af66fc99e Initial load
duke
parents:
diff changeset
623 // code goes non-entrant while we get args ready.
a61af66fc99e Initial load
duke
parents:
diff changeset
624 // In addition we use r13 to locate all the interpreter args as
a61af66fc99e Initial load
duke
parents:
diff changeset
625 // we must align the stack to 16 bytes on an i2c entry else we
a61af66fc99e Initial load
duke
parents:
diff changeset
626 // lose alignment we expect in all compiled code and register
a61af66fc99e Initial load
duke
parents:
diff changeset
627 // save code can segv when fxsave instructions find improperly
a61af66fc99e Initial load
duke
parents:
diff changeset
628 // aligned stack pointer.
a61af66fc99e Initial load
duke
parents:
diff changeset
629
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
630 __ movptr(rax, Address(rsp, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
631
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
632 // Must preserve original SP for loading incoming arguments because
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
633 // we need to align the outgoing SP for compiled code.
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
634 __ movptr(r11, rsp);
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
635
0
a61af66fc99e Initial load
duke
parents:
diff changeset
636 // Cut-out for having no stack args. Since up to 2 int/oop args are passed
a61af66fc99e Initial load
duke
parents:
diff changeset
637 // in registers, we will occasionally have no stack args.
a61af66fc99e Initial load
duke
parents:
diff changeset
638 int comp_words_on_stack = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
639 if (comp_args_on_stack) {
a61af66fc99e Initial load
duke
parents:
diff changeset
640 // Sig words on the stack are greater-than VMRegImpl::stack0. Those in
a61af66fc99e Initial load
duke
parents:
diff changeset
641 // registers are below. By subtracting stack0, we either get a negative
a61af66fc99e Initial load
duke
parents:
diff changeset
642 // number (all values in registers) or the maximum stack slot accessed.
a61af66fc99e Initial load
duke
parents:
diff changeset
643
a61af66fc99e Initial load
duke
parents:
diff changeset
644 // Convert 4-byte c2 stack slots to words.
a61af66fc99e Initial load
duke
parents:
diff changeset
645 comp_words_on_stack = round_to(comp_args_on_stack*VMRegImpl::stack_slot_size, wordSize)>>LogBytesPerWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
646 // Round up to miminum stack alignment, in wordSize
a61af66fc99e Initial load
duke
parents:
diff changeset
647 comp_words_on_stack = round_to(comp_words_on_stack, 2);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
648 __ subptr(rsp, comp_words_on_stack * wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
649 }
a61af66fc99e Initial load
duke
parents:
diff changeset
650
a61af66fc99e Initial load
duke
parents:
diff changeset
651
a61af66fc99e Initial load
duke
parents:
diff changeset
652 // Ensure compiled code always sees stack at proper alignment
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
653 __ andptr(rsp, -16);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
654
a61af66fc99e Initial load
duke
parents:
diff changeset
655 // push the return address and misalign the stack that youngest frame always sees
a61af66fc99e Initial load
duke
parents:
diff changeset
656 // as far as the placement of the call instruction
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
657 __ push(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
658
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
659 // Put saved SP in another register
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
660 const Register saved_sp = rax;
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
661 __ movptr(saved_sp, r11);
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
662
0
a61af66fc99e Initial load
duke
parents:
diff changeset
663 // Will jump to the compiled code just as if compiled code was doing it.
a61af66fc99e Initial load
duke
parents:
diff changeset
664 // Pre-load the register-jump target early, to schedule it better.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
665 __ movptr(r11, Address(rbx, in_bytes(methodOopDesc::from_compiled_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
666
a61af66fc99e Initial load
duke
parents:
diff changeset
667 // Now generate the shuffle code. Pick up all register args and move the
a61af66fc99e Initial load
duke
parents:
diff changeset
668 // rest through the floating point stack top.
a61af66fc99e Initial load
duke
parents:
diff changeset
669 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
670 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
671 // Longs and doubles are passed in native word order, but misaligned
a61af66fc99e Initial load
duke
parents:
diff changeset
672 // in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
673 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
674 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
675 }
a61af66fc99e Initial load
duke
parents:
diff changeset
676
a61af66fc99e Initial load
duke
parents:
diff changeset
677 // Pick up 0, 1 or 2 words from SP+offset.
a61af66fc99e Initial load
duke
parents:
diff changeset
678
a61af66fc99e Initial load
duke
parents:
diff changeset
679 assert(!regs[i].second()->is_valid() || regs[i].first()->next() == regs[i].second(),
a61af66fc99e Initial load
duke
parents:
diff changeset
680 "scrambled load targets?");
a61af66fc99e Initial load
duke
parents:
diff changeset
681 // Load in argument order going down.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
682 int ld_off = (total_args_passed - i)*Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
683 // Point to interpreter value (vs. tag)
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
684 int next_off = ld_off - Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
685 //
a61af66fc99e Initial load
duke
parents:
diff changeset
686 //
a61af66fc99e Initial load
duke
parents:
diff changeset
687 //
a61af66fc99e Initial load
duke
parents:
diff changeset
688 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
689 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
690 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
691 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
692 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
693 }
a61af66fc99e Initial load
duke
parents:
diff changeset
694 if (r_1->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
695 // Convert stack slot to an SP offset (+ wordSize to account for return address )
a61af66fc99e Initial load
duke
parents:
diff changeset
696 int st_off = regs[i].first()->reg2stack()*VMRegImpl::stack_slot_size + wordSize;
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
697
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
698 // We can use r13 as a temp here because compiled code doesn't need r13 as an input
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
699 // and if we end up going thru a c2i because of a miss a reasonable value of r13
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
700 // will be generated.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
701 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
702 // sign extend???
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
703 __ movl(r13, Address(saved_sp, ld_off));
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
704 __ movptr(Address(rsp, st_off), r13);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
705 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
706 //
a61af66fc99e Initial load
duke
parents:
diff changeset
707 // We are using two optoregs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
a61af66fc99e Initial load
duke
parents:
diff changeset
708 // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
a61af66fc99e Initial load
duke
parents:
diff changeset
709 // So we must adjust where to pick up the data to match the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
710 //
a61af66fc99e Initial load
duke
parents:
diff changeset
711 // Interpreter local[n] == MSW, local[n+1] == LSW however locals
a61af66fc99e Initial load
duke
parents:
diff changeset
712 // are accessed as negative so LSW is at LOW address
a61af66fc99e Initial load
duke
parents:
diff changeset
713
a61af66fc99e Initial load
duke
parents:
diff changeset
714 // ld_off is MSW so get LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
715 const int offset = (sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
a61af66fc99e Initial load
duke
parents:
diff changeset
716 next_off : ld_off;
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
717 __ movq(r13, Address(saved_sp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
718 // st_off is LSW (i.e. reg.first())
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
719 __ movq(Address(rsp, st_off), r13);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
720 }
a61af66fc99e Initial load
duke
parents:
diff changeset
721 } else if (r_1->is_Register()) { // Register argument
a61af66fc99e Initial load
duke
parents:
diff changeset
722 Register r = r_1->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
723 assert(r != rax, "must be different");
a61af66fc99e Initial load
duke
parents:
diff changeset
724 if (r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
725 //
a61af66fc99e Initial load
duke
parents:
diff changeset
726 // We are using two VMRegs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
a61af66fc99e Initial load
duke
parents:
diff changeset
727 // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
a61af66fc99e Initial load
duke
parents:
diff changeset
728 // So we must adjust where to pick up the data to match the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
729
a61af66fc99e Initial load
duke
parents:
diff changeset
730 const int offset = (sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
a61af66fc99e Initial load
duke
parents:
diff changeset
731 next_off : ld_off;
a61af66fc99e Initial load
duke
parents:
diff changeset
732
a61af66fc99e Initial load
duke
parents:
diff changeset
733 // this can be a misaligned move
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
734 __ movq(r, Address(saved_sp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
735 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
736 // sign extend and use a full word?
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
737 __ movl(r, Address(saved_sp, ld_off));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
738 }
a61af66fc99e Initial load
duke
parents:
diff changeset
739 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
740 if (!r_2->is_valid()) {
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
741 __ movflt(r_1->as_XMMRegister(), Address(saved_sp, ld_off));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
742 } else {
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
743 __ movdbl(r_1->as_XMMRegister(), Address(saved_sp, next_off));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
744 }
a61af66fc99e Initial load
duke
parents:
diff changeset
745 }
a61af66fc99e Initial load
duke
parents:
diff changeset
746 }
a61af66fc99e Initial load
duke
parents:
diff changeset
747
a61af66fc99e Initial load
duke
parents:
diff changeset
748 // 6243940 We might end up in handle_wrong_method if
a61af66fc99e Initial load
duke
parents:
diff changeset
749 // the callee is deoptimized as we race thru here. If that
a61af66fc99e Initial load
duke
parents:
diff changeset
750 // happens we don't want to take a safepoint because the
a61af66fc99e Initial load
duke
parents:
diff changeset
751 // caller frame will look interpreted and arguments are now
a61af66fc99e Initial load
duke
parents:
diff changeset
752 // "compiled" so it is much better to make this transition
a61af66fc99e Initial load
duke
parents:
diff changeset
753 // invisible to the stack walking code. Unfortunately if
a61af66fc99e Initial load
duke
parents:
diff changeset
754 // we try and find the callee by normal means a safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
755 // is possible. So we stash the desired callee in the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
756 // and the vm will find there should this case occur.
a61af66fc99e Initial load
duke
parents:
diff changeset
757
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
758 __ movptr(Address(r15_thread, JavaThread::callee_target_offset()), rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
759
a61af66fc99e Initial load
duke
parents:
diff changeset
760 // put methodOop where a c2i would expect should we end up there
a61af66fc99e Initial load
duke
parents:
diff changeset
761 // only needed becaus eof c2 resolve stubs return methodOop as a result in
a61af66fc99e Initial load
duke
parents:
diff changeset
762 // rax
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
763 __ mov(rax, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
764 __ jmp(r11);
a61af66fc99e Initial load
duke
parents:
diff changeset
765 }
a61af66fc99e Initial load
duke
parents:
diff changeset
766
a61af66fc99e Initial load
duke
parents:
diff changeset
767 // ---------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
768 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
769 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
770 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
771 const BasicType *sig_bt,
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1135
diff changeset
772 const VMRegPair *regs,
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1135
diff changeset
773 AdapterFingerPrint* fingerprint) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
774 address i2c_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
775
a61af66fc99e Initial load
duke
parents:
diff changeset
776 gen_i2c_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
777
a61af66fc99e Initial load
duke
parents:
diff changeset
778 // -------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
779 // Generate a C2I adapter. On entry we know rbx holds the methodOop during calls
a61af66fc99e Initial load
duke
parents:
diff changeset
780 // to the interpreter. The args start out packed in the compiled layout. They
a61af66fc99e Initial load
duke
parents:
diff changeset
781 // need to be unpacked into the interpreter layout. This will almost always
a61af66fc99e Initial load
duke
parents:
diff changeset
782 // require some stack space. We grow the current (compiled) stack, then repack
a61af66fc99e Initial load
duke
parents:
diff changeset
783 // the args. We finally end in a jump to the generic interpreter entry point.
a61af66fc99e Initial load
duke
parents:
diff changeset
784 // On exit from the interpreter, the interpreter will restore our SP (lest the
a61af66fc99e Initial load
duke
parents:
diff changeset
785 // compiled code, which relys solely on SP and not RBP, get sick).
a61af66fc99e Initial load
duke
parents:
diff changeset
786
a61af66fc99e Initial load
duke
parents:
diff changeset
787 address c2i_unverified_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
788 Label skip_fixup;
a61af66fc99e Initial load
duke
parents:
diff changeset
789 Label ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
790
a61af66fc99e Initial load
duke
parents:
diff changeset
791 Register holder = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
792 Register receiver = j_rarg0;
a61af66fc99e Initial load
duke
parents:
diff changeset
793 Register temp = rbx;
a61af66fc99e Initial load
duke
parents:
diff changeset
794
a61af66fc99e Initial load
duke
parents:
diff changeset
795 {
a61af66fc99e Initial load
duke
parents:
diff changeset
796 __ verify_oop(holder);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
797 __ load_klass(temp, receiver);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
798 __ verify_oop(temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
799
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
800 __ cmpptr(temp, Address(holder, compiledICHolderOopDesc::holder_klass_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
801 __ movptr(rbx, Address(holder, compiledICHolderOopDesc::holder_method_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
802 __ jcc(Assembler::equal, ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
803 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
804
a61af66fc99e Initial load
duke
parents:
diff changeset
805 __ bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
806 // Method might have been compiled since the call site was patched to
a61af66fc99e Initial load
duke
parents:
diff changeset
807 // interpreted if that is the case treat it as a miss so we can get
a61af66fc99e Initial load
duke
parents:
diff changeset
808 // the call site corrected.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
809 __ cmpptr(Address(rbx, in_bytes(methodOopDesc::code_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
810 __ jcc(Assembler::equal, skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
811 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
812 }
a61af66fc99e Initial load
duke
parents:
diff changeset
813
a61af66fc99e Initial load
duke
parents:
diff changeset
814 address c2i_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
815
a61af66fc99e Initial load
duke
parents:
diff changeset
816 gen_c2i_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs, skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
817
a61af66fc99e Initial load
duke
parents:
diff changeset
818 __ flush();
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1135
diff changeset
819 return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_unverified_entry);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
820 }
a61af66fc99e Initial load
duke
parents:
diff changeset
821
a61af66fc99e Initial load
duke
parents:
diff changeset
822 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
823 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
824 int total_args_passed) {
a61af66fc99e Initial load
duke
parents:
diff changeset
825 // We return the amount of VMRegImpl stack slots we need to reserve for all
a61af66fc99e Initial load
duke
parents:
diff changeset
826 // the arguments NOT counting out_preserve_stack_slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
827
a61af66fc99e Initial load
duke
parents:
diff changeset
828 // NOTE: These arrays will have to change when c1 is ported
a61af66fc99e Initial load
duke
parents:
diff changeset
829 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
830 static const Register INT_ArgReg[Argument::n_int_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
831 c_rarg0, c_rarg1, c_rarg2, c_rarg3
a61af66fc99e Initial load
duke
parents:
diff changeset
832 };
a61af66fc99e Initial load
duke
parents:
diff changeset
833 static const XMMRegister FP_ArgReg[Argument::n_float_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
834 c_farg0, c_farg1, c_farg2, c_farg3
a61af66fc99e Initial load
duke
parents:
diff changeset
835 };
a61af66fc99e Initial load
duke
parents:
diff changeset
836 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
837 static const Register INT_ArgReg[Argument::n_int_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
838 c_rarg0, c_rarg1, c_rarg2, c_rarg3, c_rarg4, c_rarg5
a61af66fc99e Initial load
duke
parents:
diff changeset
839 };
a61af66fc99e Initial load
duke
parents:
diff changeset
840 static const XMMRegister FP_ArgReg[Argument::n_float_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
841 c_farg0, c_farg1, c_farg2, c_farg3,
a61af66fc99e Initial load
duke
parents:
diff changeset
842 c_farg4, c_farg5, c_farg6, c_farg7
a61af66fc99e Initial load
duke
parents:
diff changeset
843 };
a61af66fc99e Initial load
duke
parents:
diff changeset
844 #endif // _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
845
a61af66fc99e Initial load
duke
parents:
diff changeset
846
a61af66fc99e Initial load
duke
parents:
diff changeset
847 uint int_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
848 uint fp_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
849 uint stk_args = 0; // inc by 2 each time
a61af66fc99e Initial load
duke
parents:
diff changeset
850
a61af66fc99e Initial load
duke
parents:
diff changeset
851 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
852 switch (sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
853 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
854 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
855 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
856 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
857 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
858 if (int_args < Argument::n_int_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
859 regs[i].set1(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
860 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
861 fp_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
862 // Allocate slots for callee to stuff register args the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
863 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
864 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
865 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
866 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
867 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
868 }
a61af66fc99e Initial load
duke
parents:
diff changeset
869 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
870 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
871 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
872 // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
873 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
874 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
875 case T_ADDRESS:
a61af66fc99e Initial load
duke
parents:
diff changeset
876 if (int_args < Argument::n_int_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
877 regs[i].set2(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
878 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
879 fp_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
880 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
881 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
882 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
883 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
884 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
885 }
a61af66fc99e Initial load
duke
parents:
diff changeset
886 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
887 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
888 if (fp_args < Argument::n_float_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
889 regs[i].set1(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
890 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
891 int_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
892 // Allocate slots for callee to stuff register args the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
893 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
894 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
895 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
896 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
897 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
898 }
a61af66fc99e Initial load
duke
parents:
diff changeset
899 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
900 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
901 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
902 if (fp_args < Argument::n_float_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
903 regs[i].set2(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
904 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
905 int_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
906 // Allocate slots for callee to stuff register args the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
907 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
908 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
909 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
910 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
911 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
912 }
a61af66fc99e Initial load
duke
parents:
diff changeset
913 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
914 case T_VOID: // Halves of longs and doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
915 assert(i != 0 && (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
916 regs[i].set_bad();
a61af66fc99e Initial load
duke
parents:
diff changeset
917 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
918 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
919 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
920 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
921 }
a61af66fc99e Initial load
duke
parents:
diff changeset
922 }
a61af66fc99e Initial load
duke
parents:
diff changeset
923 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
924 // windows abi requires that we always allocate enough stack space
a61af66fc99e Initial load
duke
parents:
diff changeset
925 // for 4 64bit registers to be stored down.
a61af66fc99e Initial load
duke
parents:
diff changeset
926 if (stk_args < 8) {
a61af66fc99e Initial load
duke
parents:
diff changeset
927 stk_args = 8;
a61af66fc99e Initial load
duke
parents:
diff changeset
928 }
a61af66fc99e Initial load
duke
parents:
diff changeset
929 #endif // _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
930
a61af66fc99e Initial load
duke
parents:
diff changeset
931 return stk_args;
a61af66fc99e Initial load
duke
parents:
diff changeset
932 }
a61af66fc99e Initial load
duke
parents:
diff changeset
933
a61af66fc99e Initial load
duke
parents:
diff changeset
934 // On 64 bit we will store integer like items to the stack as
a61af66fc99e Initial load
duke
parents:
diff changeset
935 // 64 bits items (sparc abi) even though java would only store
a61af66fc99e Initial load
duke
parents:
diff changeset
936 // 32bits for a parameter. On 32bit it will simply be 32 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
937 // So this routine will do 32->32 on 32bit and 32->64 on 64bit
a61af66fc99e Initial load
duke
parents:
diff changeset
938 static void move32_64(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
939 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
940 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
941 // stack to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
942 __ movslq(rax, Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
943 __ movq(Address(rsp, reg2offset_out(dst.first())), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
944 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
945 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
946 __ movslq(dst.first()->as_Register(), Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
947 }
a61af66fc99e Initial load
duke
parents:
diff changeset
948 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
949 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
950 // Do we really have to sign extend???
a61af66fc99e Initial load
duke
parents:
diff changeset
951 // __ movslq(src.first()->as_Register(), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
952 __ movq(Address(rsp, reg2offset_out(dst.first())), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
953 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
954 // Do we really have to sign extend???
a61af66fc99e Initial load
duke
parents:
diff changeset
955 // __ movslq(dst.first()->as_Register(), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
956 if (dst.first() != src.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
957 __ movq(dst.first()->as_Register(), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
958 }
a61af66fc99e Initial load
duke
parents:
diff changeset
959 }
a61af66fc99e Initial load
duke
parents:
diff changeset
960 }
a61af66fc99e Initial load
duke
parents:
diff changeset
961
a61af66fc99e Initial load
duke
parents:
diff changeset
962
a61af66fc99e Initial load
duke
parents:
diff changeset
963 // An oop arg. Must pass a handle not the oop itself
a61af66fc99e Initial load
duke
parents:
diff changeset
964 static void object_move(MacroAssembler* masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
965 OopMap* map,
a61af66fc99e Initial load
duke
parents:
diff changeset
966 int oop_handle_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
967 int framesize_in_slots,
a61af66fc99e Initial load
duke
parents:
diff changeset
968 VMRegPair src,
a61af66fc99e Initial load
duke
parents:
diff changeset
969 VMRegPair dst,
a61af66fc99e Initial load
duke
parents:
diff changeset
970 bool is_receiver,
a61af66fc99e Initial load
duke
parents:
diff changeset
971 int* receiver_offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
972
a61af66fc99e Initial load
duke
parents:
diff changeset
973 // must pass a handle. First figure out the location we use as a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
974
a61af66fc99e Initial load
duke
parents:
diff changeset
975 Register rHandle = dst.first()->is_stack() ? rax : dst.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
976
a61af66fc99e Initial load
duke
parents:
diff changeset
977 // See if oop is NULL if it is we need no handle
a61af66fc99e Initial load
duke
parents:
diff changeset
978
a61af66fc99e Initial load
duke
parents:
diff changeset
979 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
980
a61af66fc99e Initial load
duke
parents:
diff changeset
981 // Oop is already on the stack as an argument
a61af66fc99e Initial load
duke
parents:
diff changeset
982 int offset_in_older_frame = src.first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
a61af66fc99e Initial load
duke
parents:
diff changeset
983 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
a61af66fc99e Initial load
duke
parents:
diff changeset
984 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
985 *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
986 }
a61af66fc99e Initial load
duke
parents:
diff changeset
987
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
988 __ cmpptr(Address(rbp, reg2offset_in(src.first())), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
989 __ lea(rHandle, Address(rbp, reg2offset_in(src.first())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
990 // conditionally move a NULL
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
991 __ cmovptr(Assembler::equal, rHandle, Address(rbp, reg2offset_in(src.first())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
992 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
993
a61af66fc99e Initial load
duke
parents:
diff changeset
994 // Oop is in an a register we must store it to the space we reserve
a61af66fc99e Initial load
duke
parents:
diff changeset
995 // on the stack for oop_handles and pass a handle if oop is non-NULL
a61af66fc99e Initial load
duke
parents:
diff changeset
996
a61af66fc99e Initial load
duke
parents:
diff changeset
997 const Register rOop = src.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
998 int oop_slot;
a61af66fc99e Initial load
duke
parents:
diff changeset
999 if (rOop == j_rarg0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 oop_slot = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 else if (rOop == j_rarg1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 oop_slot = 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1003 else if (rOop == j_rarg2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1004 oop_slot = 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1005 else if (rOop == j_rarg3)
a61af66fc99e Initial load
duke
parents:
diff changeset
1006 oop_slot = 3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 else if (rOop == j_rarg4)
a61af66fc99e Initial load
duke
parents:
diff changeset
1008 oop_slot = 4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 assert(rOop == j_rarg5, "wrong register");
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 oop_slot = 5;
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1013
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 oop_slot = oop_slot * VMRegImpl::slots_per_word + oop_handle_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 int offset = oop_slot*VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1016
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 map->set_oop(VMRegImpl::stack2reg(oop_slot));
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 // Store oop in handle area, may be NULL
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1019 __ movptr(Address(rsp, offset), rOop);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 *receiver_offset = offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1022 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1023
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1024 __ cmpptr(rOop, (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1025 __ lea(rHandle, Address(rsp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 // conditionally move a NULL from the handle area where it was just stored
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1027 __ cmovptr(Assembler::equal, rHandle, Address(rsp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1029
a61af66fc99e Initial load
duke
parents:
diff changeset
1030 // If arg is on the stack then place it otherwise it is already in correct reg.
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 if (dst.first()->is_stack()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1032 __ movptr(Address(rsp, reg2offset_out(dst.first())), rHandle);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1034 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1035
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 // A float arg may have to do float reg int reg conversion
a61af66fc99e Initial load
duke
parents:
diff changeset
1037 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 assert(!src.second()->is_valid() && !dst.second()->is_valid(), "bad float_move");
a61af66fc99e Initial load
duke
parents:
diff changeset
1039
a61af66fc99e Initial load
duke
parents:
diff changeset
1040 // The calling conventions assures us that each VMregpair is either
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 // all really one physical register or adjacent stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 // This greatly simplifies the cases here compared to sparc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1043
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 __ movl(rax, Address(rbp, reg2offset_in(src.first())));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1047 __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 assert(dst.first()->is_XMMRegister(), "only expect xmm registers as parameters");
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 __ movflt(dst.first()->as_XMMRegister(), Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1052 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 assert(src.first()->is_XMMRegister(), "only expect xmm registers as parameters");
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 __ movflt(Address(rsp, reg2offset_out(dst.first())), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1057 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 // reg to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1061 __ movdbl(dst.first()->as_XMMRegister(), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1063 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1065
a61af66fc99e Initial load
duke
parents:
diff changeset
1066 // A long move
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1068
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 // The calling conventions assures us that each VMregpair is either
a61af66fc99e Initial load
duke
parents:
diff changeset
1070 // all really one physical register or adjacent stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 // This greatly simplifies the cases here compared to sparc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1072
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 if (src.is_single_phys_reg() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 if (dst.first() != src.first()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1076 __ mov(dst.first()->as_Register(), src.first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 assert(dst.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 __ movq(Address(rsp, reg2offset_out(dst.first())), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 } else if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 assert(src.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 __ movq(dst.first()->as_Register(), Address(rbp, reg2offset_out(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 assert(src.is_single_reg() && dst.is_single_reg(), "not stack pairs");
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 __ movq(rax, Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 __ movq(Address(rsp, reg2offset_out(dst.first())), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1091
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 // A double move
a61af66fc99e Initial load
duke
parents:
diff changeset
1093 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1094
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 // The calling conventions assures us that each VMregpair is either
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 // all really one physical register or adjacent stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 // This greatly simplifies the cases here compared to sparc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1098
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 if (src.is_single_phys_reg() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1101 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 __ movdbl(dst.first()->as_XMMRegister(), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 assert(dst.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 __ movdbl(Address(rsp, reg2offset_out(dst.first())), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1109 } else if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1110 assert(src.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 __ movdbl(dst.first()->as_XMMRegister(), Address(rbp, reg2offset_out(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 assert(src.is_single_reg() && dst.is_single_reg(), "not stack pairs");
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 __ movq(rax, Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 __ movq(Address(rsp, reg2offset_out(dst.first())), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1117 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1118
a61af66fc99e Initial load
duke
parents:
diff changeset
1119
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 // We always ignore the frame_slots arg and just use the space just below frame pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
1122 // which by this time is free to use
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1125 __ movflt(Address(rbp, -wordSize), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1126 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 __ movdbl(Address(rbp, -wordSize), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1129 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 default: {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1132 __ movptr(Address(rbp, -wordSize), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1133 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1134 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1136
a61af66fc99e Initial load
duke
parents:
diff changeset
1137 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 // We always ignore the frame_slots arg and just use the space just below frame pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 // which by this time is free to use
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 __ movflt(xmm0, Address(rbp, -wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1145 __ movdbl(xmm0, Address(rbp, -wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 default: {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1149 __ movptr(rax, Address(rbp, -wordSize));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1153
a61af66fc99e Initial load
duke
parents:
diff changeset
1154 static void save_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 for ( int i = first_arg ; i < arg_count ; i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 if (args[i].first()->is_Register()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1157 __ push(args[i].first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 } else if (args[i].first()->is_XMMRegister()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1159 __ subptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 __ movdbl(Address(rsp, 0), args[i].first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1164
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 static void restore_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1166 for ( int i = arg_count - 1 ; i >= first_arg ; i-- ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1167 if (args[i].first()->is_Register()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1168 __ pop(args[i].first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 } else if (args[i].first()->is_XMMRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1170 __ movdbl(args[i].first()->as_XMMRegister(), Address(rsp, 0));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1171 __ addptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1175
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 // Generate a native wrapper for a given method. The method takes arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 // in the Java compiled code convention, marshals them to the native
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 // convention (handlizes oops, etc), transitions to native, makes the call,
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 // returns to java state (possibly blocking), unhandlizes any result and
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 // returns.
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 nmethod *SharedRuntime::generate_native_wrapper(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 methodHandle method,
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 int total_in_args,
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 BasicType *in_sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 VMRegPair *in_regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 BasicType ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1189 // Native nmethod wrappers never take possesion of the oop arguments.
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 // So the caller will gc the arguments. The only thing we need an
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 // oopMap for is if the call is static
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 // An OopMap for lock (and class if static)
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
1195 intptr_t start = (intptr_t)__ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1196
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 // We have received a description of where all the java arg are located
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 // on entry to the wrapper. We need to convert these args to where
a61af66fc99e Initial load
duke
parents:
diff changeset
1199 // the jni function will expect them. To figure out where they go
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 // we convert the java signature to a C signature by inserting
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 // the hidden arguments as arg[0] and possibly arg[1] (static method)
a61af66fc99e Initial load
duke
parents:
diff changeset
1202
a61af66fc99e Initial load
duke
parents:
diff changeset
1203 int total_c_args = total_in_args + 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1204 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 total_c_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1207
a61af66fc99e Initial load
duke
parents:
diff changeset
1208 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
a61af66fc99e Initial load
duke
parents:
diff changeset
1209 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
a61af66fc99e Initial load
duke
parents:
diff changeset
1210
a61af66fc99e Initial load
duke
parents:
diff changeset
1211 int argc = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 out_sig_bt[argc++] = T_ADDRESS;
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1214 out_sig_bt[argc++] = T_OBJECT;
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1216
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 for (int i = 0; i < total_in_args ; i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 out_sig_bt[argc++] = in_sig_bt[i];
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1220
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 // Now figure out where the args must be stored and how much stack space
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 // they require.
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 int out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, total_c_args);
a61af66fc99e Initial load
duke
parents:
diff changeset
1226
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 // Compute framesize for the wrapper. We need to handlize all oops in
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 // incoming registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1229
a61af66fc99e Initial load
duke
parents:
diff changeset
1230 // Calculate the total number of stack slots we will need.
a61af66fc99e Initial load
duke
parents:
diff changeset
1231
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 // First count the abi requirement plus all of the outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
1233 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1234
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 // Now the space for the inbound oop handle area
a61af66fc99e Initial load
duke
parents:
diff changeset
1236
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 int oop_handle_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 stack_slots += 6*VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
1239
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 // Now any space we need for handlizing a klass if static method
a61af66fc99e Initial load
duke
parents:
diff changeset
1241
a61af66fc99e Initial load
duke
parents:
diff changeset
1242 int oop_temp_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1243 int klass_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1244 int klass_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 int lock_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 bool is_static = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
1247
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 klass_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
1251 klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 is_static = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
1253 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1254
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 // Plus a lock if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
1256
a61af66fc99e Initial load
duke
parents:
diff changeset
1257 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1258 lock_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1259 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1261
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 // Now a place (+2) to save return values or temp during shuffling
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 // + 4 for return address (which we own) and saved rbp
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 stack_slots += 6;
a61af66fc99e Initial load
duke
parents:
diff changeset
1265
a61af66fc99e Initial load
duke
parents:
diff changeset
1266 // Ok The space we have allocated will look like:
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1268 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1269 // FP-> | |
a61af66fc99e Initial load
duke
parents:
diff changeset
1270 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
1271 // | 2 slots for moves |
a61af66fc99e Initial load
duke
parents:
diff changeset
1272 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
1273 // | lock box (if sync) |
a61af66fc99e Initial load
duke
parents:
diff changeset
1274 // |---------------------| <- lock_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 // | klass (if static) |
a61af66fc99e Initial load
duke
parents:
diff changeset
1276 // |---------------------| <- klass_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
1277 // | oopHandle area |
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 // |---------------------| <- oop_handle_offset (6 java arg registers)
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 // | outbound memory |
a61af66fc99e Initial load
duke
parents:
diff changeset
1280 // | based arguments |
a61af66fc99e Initial load
duke
parents:
diff changeset
1281 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
1283 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 // SP-> | out_preserved_slots |
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1287
a61af66fc99e Initial load
duke
parents:
diff changeset
1288
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 // Now compute actual number of stack words we need rounding to make
a61af66fc99e Initial load
duke
parents:
diff changeset
1290 // stack properly aligned.
524
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 520
diff changeset
1291 stack_slots = round_to(stack_slots, StackAlignmentInSlots);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1292
a61af66fc99e Initial load
duke
parents:
diff changeset
1293 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1294
a61af66fc99e Initial load
duke
parents:
diff changeset
1295
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 // First thing make an ic check to see if we should even be here
a61af66fc99e Initial load
duke
parents:
diff changeset
1297
a61af66fc99e Initial load
duke
parents:
diff changeset
1298 // We are free to use all registers as temps without saving them and
a61af66fc99e Initial load
duke
parents:
diff changeset
1299 // restoring them except rbp. rbp is the only callee save register
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 // as far as the interpreter and the compiler(s) are concerned.
a61af66fc99e Initial load
duke
parents:
diff changeset
1301
a61af66fc99e Initial load
duke
parents:
diff changeset
1302
a61af66fc99e Initial load
duke
parents:
diff changeset
1303 const Register ic_reg = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
1304 const Register receiver = j_rarg0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1305
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 Label ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
1307 Label exception_pending;
a61af66fc99e Initial load
duke
parents:
diff changeset
1308
848
fe95187e8882 6859338: amd64 native unverified entry point pushes values before implicit null check
never
parents: 682
diff changeset
1309 assert_different_registers(ic_reg, receiver, rscratch1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1310 __ verify_oop(receiver);
848
fe95187e8882 6859338: amd64 native unverified entry point pushes values before implicit null check
never
parents: 682
diff changeset
1311 __ load_klass(rscratch1, receiver);
fe95187e8882 6859338: amd64 native unverified entry point pushes values before implicit null check
never
parents: 682
diff changeset
1312 __ cmpq(ic_reg, rscratch1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1313 __ jcc(Assembler::equal, ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
1314
a61af66fc99e Initial load
duke
parents:
diff changeset
1315 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1316
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1317 __ bind(ok);
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1318
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1319 // Verified entry point must be aligned
a61af66fc99e Initial load
duke
parents:
diff changeset
1320 __ align(8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1321
a61af66fc99e Initial load
duke
parents:
diff changeset
1322 int vep_offset = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
1323
a61af66fc99e Initial load
duke
parents:
diff changeset
1324 // The instruction at the verified entry point must be 5 bytes or longer
a61af66fc99e Initial load
duke
parents:
diff changeset
1325 // because it can be patched on the fly by make_non_entrant. The stack bang
a61af66fc99e Initial load
duke
parents:
diff changeset
1326 // instruction fits that requirement.
a61af66fc99e Initial load
duke
parents:
diff changeset
1327
a61af66fc99e Initial load
duke
parents:
diff changeset
1328 // Generate stack overflow check
a61af66fc99e Initial load
duke
parents:
diff changeset
1329
a61af66fc99e Initial load
duke
parents:
diff changeset
1330 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1331 __ bang_stack_with_offset(StackShadowPages*os::vm_page_size());
a61af66fc99e Initial load
duke
parents:
diff changeset
1332 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1333 // need a 5 byte instruction to allow MT safe patching to non-entrant
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 __ fat_nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1336
a61af66fc99e Initial load
duke
parents:
diff changeset
1337 // Generate a new frame for the wrapper.
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 __ enter();
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 // -2 because return address is already present and so is saved rbp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1340 __ subptr(rsp, stack_size - 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1341
a61af66fc99e Initial load
duke
parents:
diff changeset
1342 // Frame is now completed as far as size and linkage.
a61af66fc99e Initial load
duke
parents:
diff changeset
1343
a61af66fc99e Initial load
duke
parents:
diff changeset
1344 int frame_complete = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
1345
a61af66fc99e Initial load
duke
parents:
diff changeset
1346 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1347 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1348 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1349 __ mov(rax, rsp);
605
98cb887364d3 6810672: Comment typos
twisti
parents: 524
diff changeset
1350 __ andptr(rax, -16); // must be 16 byte boundary (see amd64 ABI)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1351 __ cmpptr(rax, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1352 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 __ stop("improperly aligned stack");
a61af66fc99e Initial load
duke
parents:
diff changeset
1354 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1355 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1356 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
1357
a61af66fc99e Initial load
duke
parents:
diff changeset
1358
a61af66fc99e Initial load
duke
parents:
diff changeset
1359 // We use r14 as the oop handle for the receiver/klass
a61af66fc99e Initial load
duke
parents:
diff changeset
1360 // It is callee save so it survives the call to native
a61af66fc99e Initial load
duke
parents:
diff changeset
1361
a61af66fc99e Initial load
duke
parents:
diff changeset
1362 const Register oop_handle_reg = r14;
a61af66fc99e Initial load
duke
parents:
diff changeset
1363
a61af66fc99e Initial load
duke
parents:
diff changeset
1364
a61af66fc99e Initial load
duke
parents:
diff changeset
1365
a61af66fc99e Initial load
duke
parents:
diff changeset
1366 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1367 // We immediately shuffle the arguments so that any vm call we have to
a61af66fc99e Initial load
duke
parents:
diff changeset
1368 // make from here on out (sync slow path, jvmti, etc.) we will have
a61af66fc99e Initial load
duke
parents:
diff changeset
1369 // captured the oops from our caller and have a valid oopMap for
a61af66fc99e Initial load
duke
parents:
diff changeset
1370 // them.
a61af66fc99e Initial load
duke
parents:
diff changeset
1371
a61af66fc99e Initial load
duke
parents:
diff changeset
1372 // -----------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1373 // The Grand Shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
1374
a61af66fc99e Initial load
duke
parents:
diff changeset
1375 // The Java calling convention is either equal (linux) or denser (win64) than the
a61af66fc99e Initial load
duke
parents:
diff changeset
1376 // c calling convention. However the because of the jni_env argument the c calling
a61af66fc99e Initial load
duke
parents:
diff changeset
1377 // convention always has at least one more (and two for static) arguments than Java.
a61af66fc99e Initial load
duke
parents:
diff changeset
1378 // Therefore if we move the args from java -> c backwards then we will never have
a61af66fc99e Initial load
duke
parents:
diff changeset
1379 // a register->register conflict and we don't have to build a dependency graph
a61af66fc99e Initial load
duke
parents:
diff changeset
1380 // and figure out how to break any cycles.
a61af66fc99e Initial load
duke
parents:
diff changeset
1381 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1382
a61af66fc99e Initial load
duke
parents:
diff changeset
1383 // Record esp-based slot for receiver on stack for non-static methods
a61af66fc99e Initial load
duke
parents:
diff changeset
1384 int receiver_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1385
a61af66fc99e Initial load
duke
parents:
diff changeset
1386 // This is a trick. We double the stack slots so we can claim
a61af66fc99e Initial load
duke
parents:
diff changeset
1387 // the oops in the caller's frame. Since we are sure to have
a61af66fc99e Initial load
duke
parents:
diff changeset
1388 // more args than the caller doubling is enough to make
a61af66fc99e Initial load
duke
parents:
diff changeset
1389 // sure we can capture all the incoming oop args from the
a61af66fc99e Initial load
duke
parents:
diff changeset
1390 // caller.
a61af66fc99e Initial load
duke
parents:
diff changeset
1391 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1392 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
a61af66fc99e Initial load
duke
parents:
diff changeset
1393
a61af66fc99e Initial load
duke
parents:
diff changeset
1394 // Mark location of rbp (someday)
a61af66fc99e Initial load
duke
parents:
diff changeset
1395 // map->set_callee_saved(VMRegImpl::stack2reg( stack_slots - 2), stack_slots * 2, 0, vmreg(rbp));
a61af66fc99e Initial load
duke
parents:
diff changeset
1396
a61af66fc99e Initial load
duke
parents:
diff changeset
1397 // Use eax, ebx as temporaries during any memory-memory moves we have to do
a61af66fc99e Initial load
duke
parents:
diff changeset
1398 // All inbound args are referenced based on rbp and all outbound args via rsp.
a61af66fc99e Initial load
duke
parents:
diff changeset
1399
a61af66fc99e Initial load
duke
parents:
diff changeset
1400
a61af66fc99e Initial load
duke
parents:
diff changeset
1401 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1402 bool reg_destroyed[RegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
1403 bool freg_destroyed[XMMRegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
1404 for ( int r = 0 ; r < RegisterImpl::number_of_registers ; r++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1405 reg_destroyed[r] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
1406 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1407 for ( int f = 0 ; f < XMMRegisterImpl::number_of_registers ; f++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1408 freg_destroyed[f] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
1409 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1410
a61af66fc99e Initial load
duke
parents:
diff changeset
1411 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
1412
a61af66fc99e Initial load
duke
parents:
diff changeset
1413
a61af66fc99e Initial load
duke
parents:
diff changeset
1414 int c_arg = total_c_args - 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1415 for ( int i = total_in_args - 1; i >= 0 ; i--, c_arg-- ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1416 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1417 if (in_regs[i].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1418 assert(!reg_destroyed[in_regs[i].first()->as_Register()->encoding()], "destroyed reg!");
a61af66fc99e Initial load
duke
parents:
diff changeset
1419 } else if (in_regs[i].first()->is_XMMRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1420 assert(!freg_destroyed[in_regs[i].first()->as_XMMRegister()->encoding()], "destroyed reg!");
a61af66fc99e Initial load
duke
parents:
diff changeset
1421 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1422 if (out_regs[c_arg].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1423 reg_destroyed[out_regs[c_arg].first()->as_Register()->encoding()] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
1424 } else if (out_regs[c_arg].first()->is_XMMRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1425 freg_destroyed[out_regs[c_arg].first()->as_XMMRegister()->encoding()] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
1426 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1427 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
1428 switch (in_sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1429 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
1430 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1431 object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
a61af66fc99e Initial load
duke
parents:
diff changeset
1432 ((i == 0) && (!is_static)),
a61af66fc99e Initial load
duke
parents:
diff changeset
1433 &receiver_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
1434 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1435 case T_VOID:
a61af66fc99e Initial load
duke
parents:
diff changeset
1436 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1437
a61af66fc99e Initial load
duke
parents:
diff changeset
1438 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1439 float_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1440 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1441
a61af66fc99e Initial load
duke
parents:
diff changeset
1442 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1443 assert( i + 1 < total_in_args &&
a61af66fc99e Initial load
duke
parents:
diff changeset
1444 in_sig_bt[i + 1] == T_VOID &&
a61af66fc99e Initial load
duke
parents:
diff changeset
1445 out_sig_bt[c_arg+1] == T_VOID, "bad arg list");
a61af66fc99e Initial load
duke
parents:
diff changeset
1446 double_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1447 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1448
a61af66fc99e Initial load
duke
parents:
diff changeset
1449 case T_LONG :
a61af66fc99e Initial load
duke
parents:
diff changeset
1450 long_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1451 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1452
a61af66fc99e Initial load
duke
parents:
diff changeset
1453 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
a61af66fc99e Initial load
duke
parents:
diff changeset
1454
a61af66fc99e Initial load
duke
parents:
diff changeset
1455 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1456 move32_64(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1457 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1458 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1459
a61af66fc99e Initial load
duke
parents:
diff changeset
1460 // point c_arg at the first arg that is already loaded in case we
a61af66fc99e Initial load
duke
parents:
diff changeset
1461 // need to spill before we call out
a61af66fc99e Initial load
duke
parents:
diff changeset
1462 c_arg++;
a61af66fc99e Initial load
duke
parents:
diff changeset
1463
a61af66fc99e Initial load
duke
parents:
diff changeset
1464 // Pre-load a static method's oop into r14. Used both by locking code and
a61af66fc99e Initial load
duke
parents:
diff changeset
1465 // the normal JNI call code.
a61af66fc99e Initial load
duke
parents:
diff changeset
1466 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1467
a61af66fc99e Initial load
duke
parents:
diff changeset
1468 // load oop into a register
a61af66fc99e Initial load
duke
parents:
diff changeset
1469 __ movoop(oop_handle_reg, JNIHandles::make_local(Klass::cast(method->method_holder())->java_mirror()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1470
a61af66fc99e Initial load
duke
parents:
diff changeset
1471 // Now handlize the static class mirror it's known not-null.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1472 __ movptr(Address(rsp, klass_offset), oop_handle_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1473 map->set_oop(VMRegImpl::stack2reg(klass_slot_offset));
a61af66fc99e Initial load
duke
parents:
diff changeset
1474
a61af66fc99e Initial load
duke
parents:
diff changeset
1475 // Now get the handle
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1476 __ lea(oop_handle_reg, Address(rsp, klass_offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1477 // store the klass handle as second argument
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1478 __ movptr(c_rarg1, oop_handle_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1479 // and protect the arg if we must spill
a61af66fc99e Initial load
duke
parents:
diff changeset
1480 c_arg--;
a61af66fc99e Initial load
duke
parents:
diff changeset
1481 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1482
a61af66fc99e Initial load
duke
parents:
diff changeset
1483 // Change state to native (we save the return address in the thread, since it might not
a61af66fc99e Initial load
duke
parents:
diff changeset
1484 // be pushed on the stack when we do a a stack traversal). It is enough that the pc()
a61af66fc99e Initial load
duke
parents:
diff changeset
1485 // points into the right code segment. It does not have to be the correct return pc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1486 // We use the same pc/oopMap repeatedly when we call out
a61af66fc99e Initial load
duke
parents:
diff changeset
1487
a61af66fc99e Initial load
duke
parents:
diff changeset
1488 intptr_t the_pc = (intptr_t) __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1489 oop_maps->add_gc_map(the_pc - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
1490
a61af66fc99e Initial load
duke
parents:
diff changeset
1491 __ set_last_Java_frame(rsp, noreg, (address)the_pc);
a61af66fc99e Initial load
duke
parents:
diff changeset
1492
a61af66fc99e Initial load
duke
parents:
diff changeset
1493
a61af66fc99e Initial load
duke
parents:
diff changeset
1494 // We have all of the arguments setup at this point. We must not touch any register
a61af66fc99e Initial load
duke
parents:
diff changeset
1495 // argument registers at this point (what if we save/restore them there are no oop?
a61af66fc99e Initial load
duke
parents:
diff changeset
1496
a61af66fc99e Initial load
duke
parents:
diff changeset
1497 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1498 SkipIfEqual skip(masm, &DTraceMethodProbes, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
1499 // protect the args we've loaded
a61af66fc99e Initial load
duke
parents:
diff changeset
1500 save_args(masm, total_c_args, c_arg, out_regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1501 __ movoop(c_rarg1, JNIHandles::make_local(method()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1502 __ call_VM_leaf(
a61af66fc99e Initial load
duke
parents:
diff changeset
1503 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
a61af66fc99e Initial load
duke
parents:
diff changeset
1504 r15_thread, c_rarg1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1505 restore_args(masm, total_c_args, c_arg, out_regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1506 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1507
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1508 // RedefineClasses() tracing support for obsolete method entry
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1509 if (RC_TRACE_IN_RANGE(0x00001000, 0x00002000)) {
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1510 // protect the args we've loaded
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1511 save_args(masm, total_c_args, c_arg, out_regs);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1512 __ movoop(c_rarg1, JNIHandles::make_local(method()));
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1513 __ call_VM_leaf(
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1514 CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1515 r15_thread, c_rarg1);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1516 restore_args(masm, total_c_args, c_arg, out_regs);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1517 }
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1518
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1519 // Lock a synchronized method
a61af66fc99e Initial load
duke
parents:
diff changeset
1520
a61af66fc99e Initial load
duke
parents:
diff changeset
1521 // Register definitions used by locking and unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
1522
a61af66fc99e Initial load
duke
parents:
diff changeset
1523 const Register swap_reg = rax; // Must use rax for cmpxchg instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
1524 const Register obj_reg = rbx; // Will contain the oop
a61af66fc99e Initial load
duke
parents:
diff changeset
1525 const Register lock_reg = r13; // Address of compiler lock object (BasicLock)
a61af66fc99e Initial load
duke
parents:
diff changeset
1526 const Register old_hdr = r13; // value of old header at unlock time
a61af66fc99e Initial load
duke
parents:
diff changeset
1527
a61af66fc99e Initial load
duke
parents:
diff changeset
1528 Label slow_path_lock;
a61af66fc99e Initial load
duke
parents:
diff changeset
1529 Label lock_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
1530
a61af66fc99e Initial load
duke
parents:
diff changeset
1531 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1532
a61af66fc99e Initial load
duke
parents:
diff changeset
1533
a61af66fc99e Initial load
duke
parents:
diff changeset
1534 const int mark_word_offset = BasicLock::displaced_header_offset_in_bytes();
a61af66fc99e Initial load
duke
parents:
diff changeset
1535
a61af66fc99e Initial load
duke
parents:
diff changeset
1536 // Get the handle (the 2nd argument)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1537 __ mov(oop_handle_reg, c_rarg1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1538
a61af66fc99e Initial load
duke
parents:
diff changeset
1539 // Get address of the box
a61af66fc99e Initial load
duke
parents:
diff changeset
1540
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1541 __ lea(lock_reg, Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1542
a61af66fc99e Initial load
duke
parents:
diff changeset
1543 // Load the oop from the handle
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1544 __ movptr(obj_reg, Address(oop_handle_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1545
a61af66fc99e Initial load
duke
parents:
diff changeset
1546 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1547 __ biased_locking_enter(lock_reg, obj_reg, swap_reg, rscratch1, false, lock_done, &slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
1548 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1549
a61af66fc99e Initial load
duke
parents:
diff changeset
1550 // Load immediate 1 into swap_reg %rax
a61af66fc99e Initial load
duke
parents:
diff changeset
1551 __ movl(swap_reg, 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1552
a61af66fc99e Initial load
duke
parents:
diff changeset
1553 // Load (object->mark() | 1) into swap_reg %rax
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1554 __ orptr(swap_reg, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1555
a61af66fc99e Initial load
duke
parents:
diff changeset
1556 // Save (object->mark() | 1) into BasicLock's displaced header
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1557 __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1558
a61af66fc99e Initial load
duke
parents:
diff changeset
1559 if (os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1560 __ lock();
a61af66fc99e Initial load
duke
parents:
diff changeset
1561 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1562
a61af66fc99e Initial load
duke
parents:
diff changeset
1563 // src -> dest iff dest == rax else rax <- dest
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1564 __ cmpxchgptr(lock_reg, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1565 __ jcc(Assembler::equal, lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1566
a61af66fc99e Initial load
duke
parents:
diff changeset
1567 // Hmm should this move to the slow path code area???
a61af66fc99e Initial load
duke
parents:
diff changeset
1568
a61af66fc99e Initial load
duke
parents:
diff changeset
1569 // Test if the oopMark is an obvious stack pointer, i.e.,
a61af66fc99e Initial load
duke
parents:
diff changeset
1570 // 1) (mark & 3) == 0, and
a61af66fc99e Initial load
duke
parents:
diff changeset
1571 // 2) rsp <= mark < mark + os::pagesize()
a61af66fc99e Initial load
duke
parents:
diff changeset
1572 // These 3 tests can be done by evaluating the following
a61af66fc99e Initial load
duke
parents:
diff changeset
1573 // expression: ((mark - rsp) & (3 - os::vm_page_size())),
a61af66fc99e Initial load
duke
parents:
diff changeset
1574 // assuming both stack pointer and pagesize have their
a61af66fc99e Initial load
duke
parents:
diff changeset
1575 // least significant 2 bits clear.
a61af66fc99e Initial load
duke
parents:
diff changeset
1576 // NOTE: the oopMark is in swap_reg %rax as the result of cmpxchg
a61af66fc99e Initial load
duke
parents:
diff changeset
1577
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1578 __ subptr(swap_reg, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1579 __ andptr(swap_reg, 3 - os::vm_page_size());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1580
a61af66fc99e Initial load
duke
parents:
diff changeset
1581 // Save the test result, for recursive case, the result is zero
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1582 __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1583 __ jcc(Assembler::notEqual, slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
1584
a61af66fc99e Initial load
duke
parents:
diff changeset
1585 // Slow path will re-enter here
a61af66fc99e Initial load
duke
parents:
diff changeset
1586
a61af66fc99e Initial load
duke
parents:
diff changeset
1587 __ bind(lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1588 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1589
a61af66fc99e Initial load
duke
parents:
diff changeset
1590
a61af66fc99e Initial load
duke
parents:
diff changeset
1591 // Finally just about ready to make the JNI call
a61af66fc99e Initial load
duke
parents:
diff changeset
1592
a61af66fc99e Initial load
duke
parents:
diff changeset
1593
a61af66fc99e Initial load
duke
parents:
diff changeset
1594 // get JNIEnv* which is first argument to native
a61af66fc99e Initial load
duke
parents:
diff changeset
1595
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1596 __ lea(c_rarg0, Address(r15_thread, in_bytes(JavaThread::jni_environment_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1597
a61af66fc99e Initial load
duke
parents:
diff changeset
1598 // Now set thread in native
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1599 __ movl(Address(r15_thread, JavaThread::thread_state_offset()), _thread_in_native);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1600
a61af66fc99e Initial load
duke
parents:
diff changeset
1601 __ call(RuntimeAddress(method->native_function()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1602
a61af66fc99e Initial load
duke
parents:
diff changeset
1603 // Either restore the MXCSR register after returning from the JNI Call
a61af66fc99e Initial load
duke
parents:
diff changeset
1604 // or verify that it wasn't changed.
a61af66fc99e Initial load
duke
parents:
diff changeset
1605 if (RestoreMXCSROnJNICalls) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1606 __ ldmxcsr(ExternalAddress(StubRoutines::x86::mxcsr_std()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1607
a61af66fc99e Initial load
duke
parents:
diff changeset
1608 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1609 else if (CheckJNICalls ) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1610 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, StubRoutines::x86::verify_mxcsr_entry())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1611 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1612
a61af66fc99e Initial load
duke
parents:
diff changeset
1613
a61af66fc99e Initial load
duke
parents:
diff changeset
1614 // Unpack native results.
a61af66fc99e Initial load
duke
parents:
diff changeset
1615 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1616 case T_BOOLEAN: __ c2bool(rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1617 case T_CHAR : __ movzwl(rax, rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1618 case T_BYTE : __ sign_extend_byte (rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1619 case T_SHORT : __ sign_extend_short(rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1620 case T_INT : /* nothing to do */ break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1621 case T_DOUBLE :
a61af66fc99e Initial load
duke
parents:
diff changeset
1622 case T_FLOAT :
a61af66fc99e Initial load
duke
parents:
diff changeset
1623 // Result is in xmm0 we'll save as needed
a61af66fc99e Initial load
duke
parents:
diff changeset
1624 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1625 case T_ARRAY: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
1626 case T_OBJECT: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
1627 break; // can't de-handlize until after safepoint check
a61af66fc99e Initial load
duke
parents:
diff changeset
1628 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1629 case T_LONG: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1630 default : ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1631 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1632
a61af66fc99e Initial load
duke
parents:
diff changeset
1633 // Switch thread to "native transition" state before reading the synchronization state.
a61af66fc99e Initial load
duke
parents:
diff changeset
1634 // This additional state is necessary because reading and testing the synchronization
a61af66fc99e Initial load
duke
parents:
diff changeset
1635 // state is not atomic w.r.t. GC, as this scenario demonstrates:
a61af66fc99e Initial load
duke
parents:
diff changeset
1636 // Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
a61af66fc99e Initial load
duke
parents:
diff changeset
1637 // VM thread changes sync state to synchronizing and suspends threads for GC.
a61af66fc99e Initial load
duke
parents:
diff changeset
1638 // Thread A is resumed to finish this native method, but doesn't block here since it
a61af66fc99e Initial load
duke
parents:
diff changeset
1639 // didn't see any synchronization is progress, and escapes.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1640 __ movl(Address(r15_thread, JavaThread::thread_state_offset()), _thread_in_native_trans);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1641
a61af66fc99e Initial load
duke
parents:
diff changeset
1642 if(os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1643 if (UseMembar) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1644 // Force this write out before the read below
a61af66fc99e Initial load
duke
parents:
diff changeset
1645 __ membar(Assembler::Membar_mask_bits(
a61af66fc99e Initial load
duke
parents:
diff changeset
1646 Assembler::LoadLoad | Assembler::LoadStore |
a61af66fc99e Initial load
duke
parents:
diff changeset
1647 Assembler::StoreLoad | Assembler::StoreStore));
a61af66fc99e Initial load
duke
parents:
diff changeset
1648 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1649 // Write serialization page so VM thread can do a pseudo remote membar.
a61af66fc99e Initial load
duke
parents:
diff changeset
1650 // We use the current thread pointer to calculate a thread specific
a61af66fc99e Initial load
duke
parents:
diff changeset
1651 // offset to write to within the page. This minimizes bus traffic
a61af66fc99e Initial load
duke
parents:
diff changeset
1652 // due to cache line collision.
a61af66fc99e Initial load
duke
parents:
diff changeset
1653 __ serialize_memory(r15_thread, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
1654 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1655 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1656
a61af66fc99e Initial load
duke
parents:
diff changeset
1657
a61af66fc99e Initial load
duke
parents:
diff changeset
1658 // check for safepoint operation in progress and/or pending suspend requests
a61af66fc99e Initial load
duke
parents:
diff changeset
1659 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1660 Label Continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
1661
a61af66fc99e Initial load
duke
parents:
diff changeset
1662 __ cmp32(ExternalAddress((address)SafepointSynchronize::address_of_state()),
a61af66fc99e Initial load
duke
parents:
diff changeset
1663 SafepointSynchronize::_not_synchronized);
a61af66fc99e Initial load
duke
parents:
diff changeset
1664
a61af66fc99e Initial load
duke
parents:
diff changeset
1665 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
1666 __ jcc(Assembler::notEqual, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1667 __ cmpl(Address(r15_thread, JavaThread::suspend_flags_offset()), 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1668 __ jcc(Assembler::equal, Continue);
a61af66fc99e Initial load
duke
parents:
diff changeset
1669 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1670
a61af66fc99e Initial load
duke
parents:
diff changeset
1671 // Don't use call_VM as it will see a possible pending exception and forward it
a61af66fc99e Initial load
duke
parents:
diff changeset
1672 // and never return here preventing us from clearing _last_native_pc down below.
a61af66fc99e Initial load
duke
parents:
diff changeset
1673 // Also can't use call_VM_leaf either as it will check to see if rsi & rdi are
a61af66fc99e Initial load
duke
parents:
diff changeset
1674 // preserved and correspond to the bcp/locals pointers. So we do a runtime call
a61af66fc99e Initial load
duke
parents:
diff changeset
1675 // by hand.
a61af66fc99e Initial load
duke
parents:
diff changeset
1676 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1677 save_native_result(masm, ret_type, stack_slots);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1678 __ mov(c_rarg0, r15_thread);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1679 __ mov(r12, rsp); // remember sp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1680 __ subptr(rsp, frame::arg_reg_save_area_bytes); // windows
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1681 __ andptr(rsp, -16); // align stack as required by ABI
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1682 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1683 __ mov(rsp, r12); // restore sp
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1684 __ reinit_heapbase();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1685 // Restore any method result value
a61af66fc99e Initial load
duke
parents:
diff changeset
1686 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1687 __ bind(Continue);
a61af66fc99e Initial load
duke
parents:
diff changeset
1688 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1689
a61af66fc99e Initial load
duke
parents:
diff changeset
1690 // change thread state
a61af66fc99e Initial load
duke
parents:
diff changeset
1691 __ movl(Address(r15_thread, JavaThread::thread_state_offset()), _thread_in_Java);
a61af66fc99e Initial load
duke
parents:
diff changeset
1692
a61af66fc99e Initial load
duke
parents:
diff changeset
1693 Label reguard;
a61af66fc99e Initial load
duke
parents:
diff changeset
1694 Label reguard_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
1695 __ cmpl(Address(r15_thread, JavaThread::stack_guard_state_offset()), JavaThread::stack_guard_yellow_disabled);
a61af66fc99e Initial load
duke
parents:
diff changeset
1696 __ jcc(Assembler::equal, reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
1697 __ bind(reguard_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1698
a61af66fc99e Initial load
duke
parents:
diff changeset
1699 // native result if any is live
a61af66fc99e Initial load
duke
parents:
diff changeset
1700
a61af66fc99e Initial load
duke
parents:
diff changeset
1701 // Unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
1702 Label unlock_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
1703 Label slow_path_unlock;
a61af66fc99e Initial load
duke
parents:
diff changeset
1704 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1705
a61af66fc99e Initial load
duke
parents:
diff changeset
1706 // Get locked oop from the handle we passed to jni
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1707 __ movptr(obj_reg, Address(oop_handle_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1708
a61af66fc99e Initial load
duke
parents:
diff changeset
1709 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
1710
a61af66fc99e Initial load
duke
parents:
diff changeset
1711 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1712 __ biased_locking_exit(obj_reg, old_hdr, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1713 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1714
a61af66fc99e Initial load
duke
parents:
diff changeset
1715 // Simple recursive lock?
a61af66fc99e Initial load
duke
parents:
diff changeset
1716
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1717 __ cmpptr(Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1718 __ jcc(Assembler::equal, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1719
a61af66fc99e Initial load
duke
parents:
diff changeset
1720 // Must save rax if if it is live now because cmpxchg must use it
a61af66fc99e Initial load
duke
parents:
diff changeset
1721 if (ret_type != T_FLOAT && ret_type != T_DOUBLE && ret_type != T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1722 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1723 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1724
a61af66fc99e Initial load
duke
parents:
diff changeset
1725
a61af66fc99e Initial load
duke
parents:
diff changeset
1726 // get address of the stack lock
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1727 __ lea(rax, Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1728 // get old displaced header
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1729 __ movptr(old_hdr, Address(rax, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1730
a61af66fc99e Initial load
duke
parents:
diff changeset
1731 // Atomic swap old header if oop still contains the stack lock
a61af66fc99e Initial load
duke
parents:
diff changeset
1732 if (os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1733 __ lock();
a61af66fc99e Initial load
duke
parents:
diff changeset
1734 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1735 __ cmpxchgptr(old_hdr, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1736 __ jcc(Assembler::notEqual, slow_path_unlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
1737
a61af66fc99e Initial load
duke
parents:
diff changeset
1738 // slow path re-enters here
a61af66fc99e Initial load
duke
parents:
diff changeset
1739 __ bind(unlock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1740 if (ret_type != T_FLOAT && ret_type != T_DOUBLE && ret_type != T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1741 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1742 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1743
a61af66fc99e Initial load
duke
parents:
diff changeset
1744 __ bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1745
a61af66fc99e Initial load
duke
parents:
diff changeset
1746 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1747 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1748 SkipIfEqual skip(masm, &DTraceMethodProbes, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
1749 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1750 __ movoop(c_rarg1, JNIHandles::make_local(method()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1751 __ call_VM_leaf(
a61af66fc99e Initial load
duke
parents:
diff changeset
1752 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
a61af66fc99e Initial load
duke
parents:
diff changeset
1753 r15_thread, c_rarg1);
a61af66fc99e Initial load
duke
parents:
diff changeset
1754 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1755 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1756
a61af66fc99e Initial load
duke
parents:
diff changeset
1757 __ reset_last_Java_frame(false, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
1758
a61af66fc99e Initial load
duke
parents:
diff changeset
1759 // Unpack oop result
a61af66fc99e Initial load
duke
parents:
diff changeset
1760 if (ret_type == T_OBJECT || ret_type == T_ARRAY) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1761 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1762 __ testptr(rax, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1763 __ jcc(Assembler::zero, L);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1764 __ movptr(rax, Address(rax, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1765 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1766 __ verify_oop(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
1767 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1768
a61af66fc99e Initial load
duke
parents:
diff changeset
1769 // reset handle block
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1770 __ movptr(rcx, Address(r15_thread, JavaThread::active_handles_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1771 __ movptr(Address(rcx, JNIHandleBlock::top_offset_in_bytes()), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1772
a61af66fc99e Initial load
duke
parents:
diff changeset
1773 // pop our frame
a61af66fc99e Initial load
duke
parents:
diff changeset
1774
a61af66fc99e Initial load
duke
parents:
diff changeset
1775 __ leave();
a61af66fc99e Initial load
duke
parents:
diff changeset
1776
a61af66fc99e Initial load
duke
parents:
diff changeset
1777 // Any exception pending?
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1778 __ cmpptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1779 __ jcc(Assembler::notEqual, exception_pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
1780
a61af66fc99e Initial load
duke
parents:
diff changeset
1781 // Return
a61af66fc99e Initial load
duke
parents:
diff changeset
1782
a61af66fc99e Initial load
duke
parents:
diff changeset
1783 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1784
a61af66fc99e Initial load
duke
parents:
diff changeset
1785 // Unexpected paths are out of line and go here
a61af66fc99e Initial load
duke
parents:
diff changeset
1786
a61af66fc99e Initial load
duke
parents:
diff changeset
1787 // forward the exception
a61af66fc99e Initial load
duke
parents:
diff changeset
1788 __ bind(exception_pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
1789
a61af66fc99e Initial load
duke
parents:
diff changeset
1790 // and forward the exception
a61af66fc99e Initial load
duke
parents:
diff changeset
1791 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1792
a61af66fc99e Initial load
duke
parents:
diff changeset
1793
a61af66fc99e Initial load
duke
parents:
diff changeset
1794 // Slow path locking & unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
1795 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1796
a61af66fc99e Initial load
duke
parents:
diff changeset
1797 // BEGIN Slow path lock
a61af66fc99e Initial load
duke
parents:
diff changeset
1798 __ bind(slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
1799
a61af66fc99e Initial load
duke
parents:
diff changeset
1800 // has last_Java_frame setup. No exceptions so do vanilla call not call_VM
a61af66fc99e Initial load
duke
parents:
diff changeset
1801 // args are (oop obj, BasicLock* lock, JavaThread* thread)
a61af66fc99e Initial load
duke
parents:
diff changeset
1802
a61af66fc99e Initial load
duke
parents:
diff changeset
1803 // protect the args we've loaded
a61af66fc99e Initial load
duke
parents:
diff changeset
1804 save_args(masm, total_c_args, c_arg, out_regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1805
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1806 __ mov(c_rarg0, obj_reg);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1807 __ mov(c_rarg1, lock_reg);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1808 __ mov(c_rarg2, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1809
a61af66fc99e Initial load
duke
parents:
diff changeset
1810 // Not a leaf but we have last_Java_frame setup as we want
a61af66fc99e Initial load
duke
parents:
diff changeset
1811 __ call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C), 3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1812 restore_args(masm, total_c_args, c_arg, out_regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1813
a61af66fc99e Initial load
duke
parents:
diff changeset
1814 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1815 { Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1816 __ cmpptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1817 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1818 __ stop("no pending exception allowed on exit from monitorenter");
a61af66fc99e Initial load
duke
parents:
diff changeset
1819 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1820 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1821 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1822 __ jmp(lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1823
a61af66fc99e Initial load
duke
parents:
diff changeset
1824 // END Slow path lock
a61af66fc99e Initial load
duke
parents:
diff changeset
1825
a61af66fc99e Initial load
duke
parents:
diff changeset
1826 // BEGIN Slow path unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
1827 __ bind(slow_path_unlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
1828
a61af66fc99e Initial load
duke
parents:
diff changeset
1829 // If we haven't already saved the native result we must save it now as xmm registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1830 // are still exposed.
a61af66fc99e Initial load
duke
parents:
diff changeset
1831
a61af66fc99e Initial load
duke
parents:
diff changeset
1832 if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1833 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1834 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1835
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1836 __ lea(c_rarg1, Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1837
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1838 __ mov(c_rarg0, obj_reg);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1839 __ mov(r12, rsp); // remember sp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1840 __ subptr(rsp, frame::arg_reg_save_area_bytes); // windows
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1841 __ andptr(rsp, -16); // align stack as required by ABI
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1842
a61af66fc99e Initial load
duke
parents:
diff changeset
1843 // Save pending exception around call to VM (which contains an EXCEPTION_MARK)
a61af66fc99e Initial load
duke
parents:
diff changeset
1844 // NOTE that obj_reg == rbx currently
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1845 __ movptr(rbx, Address(r15_thread, in_bytes(Thread::pending_exception_offset())));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1846 __ movptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1847
a61af66fc99e Initial load
duke
parents:
diff changeset
1848 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1849 __ mov(rsp, r12); // restore sp
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1850 __ reinit_heapbase();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1851 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1852 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1853 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1854 __ cmpptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1855 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1856 __ stop("no pending exception allowed on exit complete_monitor_unlocking_C");
a61af66fc99e Initial load
duke
parents:
diff changeset
1857 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1858 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1859 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
1860
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1861 __ movptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1862
a61af66fc99e Initial load
duke
parents:
diff changeset
1863 if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1864 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1865 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1866 __ jmp(unlock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1867
a61af66fc99e Initial load
duke
parents:
diff changeset
1868 // END Slow path unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
1869
a61af66fc99e Initial load
duke
parents:
diff changeset
1870 } // synchronized
a61af66fc99e Initial load
duke
parents:
diff changeset
1871
a61af66fc99e Initial load
duke
parents:
diff changeset
1872 // SLOW PATH Reguard the stack if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
1873
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 __ bind(reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 save_native_result(masm, ret_type, stack_slots);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1876 __ mov(r12, rsp); // remember sp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1877 __ subptr(rsp, frame::arg_reg_save_area_bytes); // windows
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1878 __ andptr(rsp, -16); // align stack as required by ABI
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1879 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1880 __ mov(rsp, r12); // restore sp
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1881 __ reinit_heapbase();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1882 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
1883 // and continue
a61af66fc99e Initial load
duke
parents:
diff changeset
1884 __ jmp(reguard_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
1885
a61af66fc99e Initial load
duke
parents:
diff changeset
1886
a61af66fc99e Initial load
duke
parents:
diff changeset
1887
a61af66fc99e Initial load
duke
parents:
diff changeset
1888 __ flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
1889
a61af66fc99e Initial load
duke
parents:
diff changeset
1890 nmethod *nm = nmethod::new_native_nmethod(method,
a61af66fc99e Initial load
duke
parents:
diff changeset
1891 masm->code(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1892 vep_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1893 frame_complete,
a61af66fc99e Initial load
duke
parents:
diff changeset
1894 stack_slots / VMRegImpl::slots_per_word,
a61af66fc99e Initial load
duke
parents:
diff changeset
1895 (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
a61af66fc99e Initial load
duke
parents:
diff changeset
1896 in_ByteSize(lock_slot_offset*VMRegImpl::stack_slot_size),
a61af66fc99e Initial load
duke
parents:
diff changeset
1897 oop_maps);
a61af66fc99e Initial load
duke
parents:
diff changeset
1898 return nm;
a61af66fc99e Initial load
duke
parents:
diff changeset
1899
a61af66fc99e Initial load
duke
parents:
diff changeset
1900 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1901
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1902 #ifdef HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1903 // ---------------------------------------------------------------------------
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1904 // Generate a dtrace nmethod for a given signature. The method takes arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1905 // in the Java compiled code convention, marshals them to the native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1906 // abi and then leaves nops at the position you would expect to call a native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1907 // function. When the probe is enabled the nops are replaced with a trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1908 // instruction that dtrace inserts and the trace will cause a notification
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1909 // to dtrace.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1910 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1911 // The probes are only able to take primitive types and java/lang/String as
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1912 // arguments. No other java types are allowed. Strings are converted to utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1913 // strings so that from dtrace point of view java strings are converted to C
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1914 // strings. There is an arbitrary fixed limit on the total space that a method
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1915 // can use for converting the strings. (256 chars per string in the signature).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1916 // So any java string larger then this is truncated.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1917
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1918 static int fp_offset[ConcreteRegisterImpl::number_of_registers] = { 0 };
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1919 static bool offsets_initialized = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1920
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1921
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1922 nmethod *SharedRuntime::generate_dtrace_nmethod(MacroAssembler *masm,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1923 methodHandle method) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1924
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1925
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1926 // generate_dtrace_nmethod is guarded by a mutex so we are sure to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1927 // be single threaded in this method.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1928 assert(AdapterHandlerLibrary_lock->owned_by_self(), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1929
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1930 if (!offsets_initialized) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1931 fp_offset[c_rarg0->as_VMReg()->value()] = -1 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1932 fp_offset[c_rarg1->as_VMReg()->value()] = -2 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1933 fp_offset[c_rarg2->as_VMReg()->value()] = -3 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1934 fp_offset[c_rarg3->as_VMReg()->value()] = -4 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1935 fp_offset[c_rarg4->as_VMReg()->value()] = -5 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1936 fp_offset[c_rarg5->as_VMReg()->value()] = -6 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1937
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1938 fp_offset[c_farg0->as_VMReg()->value()] = -7 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1939 fp_offset[c_farg1->as_VMReg()->value()] = -8 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1940 fp_offset[c_farg2->as_VMReg()->value()] = -9 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1941 fp_offset[c_farg3->as_VMReg()->value()] = -10 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1942 fp_offset[c_farg4->as_VMReg()->value()] = -11 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1943 fp_offset[c_farg5->as_VMReg()->value()] = -12 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1944 fp_offset[c_farg6->as_VMReg()->value()] = -13 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1945 fp_offset[c_farg7->as_VMReg()->value()] = -14 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1946
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1947 offsets_initialized = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1948 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1949 // Fill in the signature array, for the calling-convention call.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1950 int total_args_passed = method->size_of_parameters();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1951
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1952 BasicType* in_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1953 VMRegPair *in_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1954
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1955 // The signature we are going to use for the trap that dtrace will see
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1956 // java/lang/String is converted. We drop "this" and any other object
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1957 // is converted to NULL. (A one-slot java/lang/Long object reference
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1958 // is converted to a two-slot long, which is why we double the allocation).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1959 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1960 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1961
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1962 int i=0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1963 int total_strings = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1964 int first_arg_to_pass = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1965 int total_c_args = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1966
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1967 // Skip the receiver as dtrace doesn't want to see it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1968 if( !method->is_static() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1969 in_sig_bt[i++] = T_OBJECT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1970 first_arg_to_pass = 1;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1971 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1972
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1973 // We need to convert the java args to where a native (non-jni) function
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1974 // would expect them. To figure out where they go we convert the java
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1975 // signature to a C signature.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1976
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1977 SignatureStream ss(method->signature());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1978 for ( ; !ss.at_return_type(); ss.next()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1979 BasicType bt = ss.type();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1980 in_sig_bt[i++] = bt; // Collect remaining bits of signature
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1981 out_sig_bt[total_c_args++] = bt;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1982 if( bt == T_OBJECT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1983 symbolOop s = ss.as_symbol_or_null();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1984 if (s == vmSymbols::java_lang_String()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1985 total_strings++;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1986 out_sig_bt[total_c_args-1] = T_ADDRESS;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1987 } else if (s == vmSymbols::java_lang_Boolean() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1988 s == vmSymbols::java_lang_Character() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1989 s == vmSymbols::java_lang_Byte() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1990 s == vmSymbols::java_lang_Short() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1991 s == vmSymbols::java_lang_Integer() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1992 s == vmSymbols::java_lang_Float()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1993 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1994 } else if (s == vmSymbols::java_lang_Long() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1995 s == vmSymbols::java_lang_Double()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1996 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1997 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1998 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
1999 } else if ( bt == T_LONG || bt == T_DOUBLE ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2000 in_sig_bt[i++] = T_VOID; // Longs & doubles take 2 Java slots
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2001 // We convert double to long
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2002 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2003 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2004 } else if ( bt == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2005 // We convert float to int
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2006 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2007 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2008 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2009
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2010 assert(i==total_args_passed, "validly parsed signature");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2011
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2012 // Now get the compiled-Java layout as input arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2013 int comp_args_on_stack;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2014 comp_args_on_stack = SharedRuntime::java_calling_convention(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2015 in_sig_bt, in_regs, total_args_passed, false);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2016
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2017 // Now figure out where the args must be stored and how much stack space
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2018 // they require (neglecting out_preserve_stack_slots but space for storing
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2019 // the 1st six register arguments). It's weird see int_stk_helper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2020
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2021 int out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2022 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, total_c_args);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2023
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2024 // Calculate the total number of stack slots we will need.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2025
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2026 // First count the abi requirement plus all of the outgoing args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2027 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2028
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2029 // Now space for the string(s) we must convert
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2030 int* string_locs = NEW_RESOURCE_ARRAY(int, total_strings + 1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2031 for (i = 0; i < total_strings ; i++) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2032 string_locs[i] = stack_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2033 stack_slots += max_dtrace_string_size / VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2034 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2035
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2036 // Plus the temps we might need to juggle register args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2037 // regs take two slots each
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2038 stack_slots += (Argument::n_int_register_parameters_c +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2039 Argument::n_float_register_parameters_c) * 2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2040
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2041
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2042 // + 4 for return address (which we own) and saved rbp,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2043
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2044 stack_slots += 4;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2045
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2046 // Ok The space we have allocated will look like:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2047 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2048 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2049 // FP-> | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2050 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2051 // | string[n] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2052 // |---------------------| <- string_locs[n]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2053 // | string[n-1] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2054 // |---------------------| <- string_locs[n-1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2055 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2056 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2057 // |---------------------| <- string_locs[1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2058 // | string[0] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2059 // |---------------------| <- string_locs[0]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2060 // | outbound memory |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2061 // | based arguments |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2062 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2063 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2064 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2065 // SP-> | out_preserved_slots |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2066 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2067 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2068
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2069 // Now compute actual number of stack words we need rounding to make
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2070 // stack properly aligned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2071 stack_slots = round_to(stack_slots, 4 * VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2072
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2073 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2074
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2075 intptr_t start = (intptr_t)__ pc();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2076
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2077 // First thing make an ic check to see if we should even be here
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2078
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2079 // We are free to use all registers as temps without saving them and
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2080 // restoring them except rbp. rbp, is the only callee save register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2081 // as far as the interpreter and the compiler(s) are concerned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2082
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2083 const Register ic_reg = rax;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2084 const Register receiver = rcx;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2085 Label hit;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2086 Label exception_pending;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2087
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2088
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2089 __ verify_oop(receiver);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2090 __ cmpl(ic_reg, Address(receiver, oopDesc::klass_offset_in_bytes()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2091 __ jcc(Assembler::equal, hit);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2092
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2093 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2094
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2095 // verified entry must be aligned for code patching.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2096 // and the first 5 bytes must be in the same cache line
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2097 // if we align at 8 then we will be sure 5 bytes are in the same line
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2098 __ align(8);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2099
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2100 __ bind(hit);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2101
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2102 int vep_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2103
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2104
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2105 // The instruction at the verified entry point must be 5 bytes or longer
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2106 // because it can be patched on the fly by make_non_entrant. The stack bang
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2107 // instruction fits that requirement.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2108
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2109 // Generate stack overflow check
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2110
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2111 if (UseStackBanging) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2112 if (stack_size <= StackShadowPages*os::vm_page_size()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2113 __ bang_stack_with_offset(StackShadowPages*os::vm_page_size());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2114 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2115 __ movl(rax, stack_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2116 __ bang_stack_size(rax, rbx);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2117 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2118 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2119 // need a 5 byte instruction to allow MT safe patching to non-entrant
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2120 __ fat_nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2121 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2122
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2123 assert(((uintptr_t)__ pc() - start - vep_offset) >= 5,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2124 "valid size for make_non_entrant");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2125
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2126 // Generate a new frame for the wrapper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2127 __ enter();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2128
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2129 // -4 because return address is already present and so is saved rbp,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2130 if (stack_size - 2*wordSize != 0) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2131 __ subq(rsp, stack_size - 2*wordSize);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2132 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2133
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2134 // Frame is now completed as far a size and linkage.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2135
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2136 int frame_complete = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2137
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2138 int c_arg, j_arg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2139
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2140 // State of input register args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2141
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2142 bool live[ConcreteRegisterImpl::number_of_registers];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2143
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2144 live[j_rarg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2145 live[j_rarg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2146 live[j_rarg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2147 live[j_rarg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2148 live[j_rarg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2149 live[j_rarg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2150
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2151 live[j_farg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2152 live[j_farg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2153 live[j_farg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2154 live[j_farg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2155 live[j_farg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2156 live[j_farg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2157 live[j_farg6->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2158 live[j_farg7->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2159
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2160
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2161 bool rax_is_zero = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2162
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2163 // All args (except strings) destined for the stack are moved first
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2164 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2165 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2166 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2167 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2168
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2169 // Get the real reg value or a dummy (rsp)
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2170
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2171 int src_reg = src.first()->is_reg() ?
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2172 src.first()->value() :
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2173 rsp->as_VMReg()->value();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2174
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2175 bool useless = in_sig_bt[j_arg] == T_ARRAY ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2176 (in_sig_bt[j_arg] == T_OBJECT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2177 out_sig_bt[c_arg] != T_INT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2178 out_sig_bt[c_arg] != T_ADDRESS &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2179 out_sig_bt[c_arg] != T_LONG);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2180
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2181 live[src_reg] = !useless;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2182
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2183 if (dst.first()->is_stack()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2184
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2185 // Even though a string arg in a register is still live after this loop
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2186 // after the string conversion loop (next) it will be dead so we take
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2187 // advantage of that now for simpler code to manage live.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2188
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2189 live[src_reg] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2190 switch (in_sig_bt[j_arg]) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2191
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2192 case T_ARRAY:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2193 case T_OBJECT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2194 {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2195 Address stack_dst(rsp, reg2offset_out(dst.first()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2196
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2197 if (out_sig_bt[c_arg] == T_INT || out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2198 // need to unbox a one-word value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2199 Register in_reg = rax;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2200 if ( src.first()->is_reg() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2201 in_reg = src.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2202 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2203 __ movq(rax, Address(rbp, reg2offset_in(src.first())));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2204 rax_is_zero = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2205 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2206 Label skipUnbox;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2207 __ movptr(Address(rsp, reg2offset_out(dst.first())),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2208 (int32_t)NULL_WORD);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2209 __ testq(in_reg, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2210 __ jcc(Assembler::zero, skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2211
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2212 BasicType bt = out_sig_bt[c_arg];
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2213 int box_offset = java_lang_boxing_object::value_offset_in_bytes(bt);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2214 Address src1(in_reg, box_offset);
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2215 if ( bt == T_LONG ) {
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2216 __ movq(in_reg, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2217 __ movq(stack_dst, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2218 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2219 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2220 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2221 __ movl(in_reg, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2222 __ movl(stack_dst, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2223 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2224
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2225 __ bind(skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2226 } else if (out_sig_bt[c_arg] != T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2227 // Convert the arg to NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2228 if (!rax_is_zero) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2229 __ xorq(rax, rax);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2230 rax_is_zero = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2231 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2232 __ movq(stack_dst, rax);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2233 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2234 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2235 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2236
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2237 case T_VOID:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2238 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2239
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2240 case T_FLOAT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2241 // This does the right thing since we know it is destined for the
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2242 // stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2243 float_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2244 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2245
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2246 case T_DOUBLE:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2247 // This does the right thing since we know it is destined for the
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2248 // stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2249 double_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2250 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2251
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2252 case T_LONG :
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2253 long_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2254 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2255
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2256 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2257
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2258 default:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2259 move32_64(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2260 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2261 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2262
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2263 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2264
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2265 // If we have any strings we must store any register based arg to the stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2266 // This includes any still live xmm registers too.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2267
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2268 int sid = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2269
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2270 if (total_strings > 0 ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2271 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2272 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2273 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2274 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2275
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2276 if (src.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2277 Address src_tmp(rbp, fp_offset[src.first()->value()]);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2278
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2279 // string oops were left untouched by the previous loop even if the
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2280 // eventual (converted) arg is destined for the stack so park them
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2281 // away now (except for first)
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2282
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2283 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2284 Address utf8_addr = Address(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2285 rsp, string_locs[sid++] * VMRegImpl::stack_slot_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2286 if (sid != 1) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2287 // The first string arg won't be killed until after the utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2288 // conversion
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2289 __ movq(utf8_addr, src.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2290 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2291 } else if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2292 if (in_sig_bt[j_arg] == T_FLOAT || in_sig_bt[j_arg] == T_DOUBLE) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2293
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2294 // Convert the xmm register to an int and store it in the reserved
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2295 // location for the eventual c register arg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2296 XMMRegister f = src.first()->as_XMMRegister();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2297 if (in_sig_bt[j_arg] == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2298 __ movflt(src_tmp, f);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2299 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2300 __ movdbl(src_tmp, f);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2301 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2302 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2303 // If the arg is an oop type we don't support don't bother to store
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2304 // it remember string was handled above.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2305 bool useless = in_sig_bt[j_arg] == T_ARRAY ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2306 (in_sig_bt[j_arg] == T_OBJECT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2307 out_sig_bt[c_arg] != T_INT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2308 out_sig_bt[c_arg] != T_LONG);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2309
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2310 if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2311 __ movq(src_tmp, src.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2312 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2313 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2314 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2315 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2316 if (in_sig_bt[j_arg] == T_OBJECT && out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2317 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2318 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2319 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2320 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2321
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2322 // Now that the volatile registers are safe, convert all the strings
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2323 sid = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2324
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2325 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2326 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2327 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2328 // It's a string
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2329 Address utf8_addr = Address(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2330 rsp, string_locs[sid++] * VMRegImpl::stack_slot_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2331 // The first string we find might still be in the original java arg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2332 // register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2333
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2334 VMReg src = in_regs[j_arg].first();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2335
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2336 // We will need to eventually save the final argument to the trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2337 // in the von-volatile location dedicated to src. This is the offset
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2338 // from fp we will use.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2339 int src_off = src->is_reg() ?
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2340 fp_offset[src->value()] : reg2offset_in(src);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2341
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2342 // This is where the argument will eventually reside
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2343 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2344
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2345 if (src->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2346 if (sid == 1) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2347 __ movq(c_rarg0, src->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2348 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2349 __ movq(c_rarg0, utf8_addr);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2350 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2351 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2352 // arg is still in the original location
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2353 __ movq(c_rarg0, Address(rbp, reg2offset_in(src)));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2354 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2355 Label done, convert;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2356
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2357 // see if the oop is NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2358 __ testq(c_rarg0, c_rarg0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2359 __ jcc(Assembler::notEqual, convert);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2360
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2361 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2362 // Save the ptr to utf string in the origina src loc or the tmp
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2363 // dedicated to it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2364 __ movq(Address(rbp, src_off), c_rarg0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2365 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2366 __ movq(Address(rsp, reg2offset_out(dst.first())), c_rarg0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2367 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2368 __ jmp(done);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2369
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2370 __ bind(convert);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2371
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2372 __ lea(c_rarg1, utf8_addr);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2373 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2374 __ movq(Address(rbp, src_off), c_rarg1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2375 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2376 __ movq(Address(rsp, reg2offset_out(dst.first())), c_rarg1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2377 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2378 // And do the conversion
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2379 __ call(RuntimeAddress(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2380 CAST_FROM_FN_PTR(address, SharedRuntime::get_utf)));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2381
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2382 __ bind(done);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2383 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2384 if (in_sig_bt[j_arg] == T_OBJECT && out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2385 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2386 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2387 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2388 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2389 // The get_utf call killed all the c_arg registers
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2390 live[c_rarg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2391 live[c_rarg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2392 live[c_rarg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2393 live[c_rarg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2394 live[c_rarg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2395 live[c_rarg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2396
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2397 live[c_farg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2398 live[c_farg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2399 live[c_farg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2400 live[c_farg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2401 live[c_farg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2402 live[c_farg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2403 live[c_farg6->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2404 live[c_farg7->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2405 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2406
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2407 // Now we can finally move the register args to their desired locations
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2408
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2409 rax_is_zero = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2410
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2411 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2412 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2413
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2414 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2415 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2416
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2417 // Only need to look for args destined for the interger registers (since we
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2418 // convert float/double args to look like int/long outbound)
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2419 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2420 Register r = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2421
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2422 // Check if the java arg is unsupported and thereofre useless
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2423 bool useless = in_sig_bt[j_arg] == T_ARRAY ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2424 (in_sig_bt[j_arg] == T_OBJECT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2425 out_sig_bt[c_arg] != T_INT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2426 out_sig_bt[c_arg] != T_ADDRESS &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2427 out_sig_bt[c_arg] != T_LONG);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2428
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2429
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2430 // If we're going to kill an existing arg save it first
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2431 if (live[dst.first()->value()]) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2432 // you can't kill yourself
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2433 if (src.first() != dst.first()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2434 __ movq(Address(rbp, fp_offset[dst.first()->value()]), r);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2435 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2436 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2437 if (src.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2438 if (live[src.first()->value()] ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2439 if (in_sig_bt[j_arg] == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2440 __ movdl(r, src.first()->as_XMMRegister());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2441 } else if (in_sig_bt[j_arg] == T_DOUBLE) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2442 __ movdq(r, src.first()->as_XMMRegister());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2443 } else if (r != src.first()->as_Register()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2444 if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2445 __ movq(r, src.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2446 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2447 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2448 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2449 // If the arg is an oop type we don't support don't bother to store
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2450 // it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2451 if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2452 if (in_sig_bt[j_arg] == T_DOUBLE ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2453 in_sig_bt[j_arg] == T_LONG ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2454 in_sig_bt[j_arg] == T_OBJECT ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2455 __ movq(r, Address(rbp, fp_offset[src.first()->value()]));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2456 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2457 __ movl(r, Address(rbp, fp_offset[src.first()->value()]));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2458 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2459 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2460 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2461 live[src.first()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2462 } else if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2463 // full sized move even for int should be ok
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2464 __ movq(r, Address(rbp, reg2offset_in(src.first())));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2465 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2466
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2467 // At this point r has the original java arg in the final location
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2468 // (assuming it wasn't useless). If the java arg was an oop
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2469 // we have a bit more to do
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2470
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2471 if (in_sig_bt[j_arg] == T_ARRAY || in_sig_bt[j_arg] == T_OBJECT ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2472 if (out_sig_bt[c_arg] == T_INT || out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2473 // need to unbox a one-word value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2474 Label skip;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2475 __ testq(r, r);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2476 __ jcc(Assembler::equal, skip);
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2477 BasicType bt = out_sig_bt[c_arg];
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2478 int box_offset = java_lang_boxing_object::value_offset_in_bytes(bt);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2479 Address src1(r, box_offset);
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2480 if ( bt == T_LONG ) {
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2481 __ movq(r, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2482 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2483 __ movl(r, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2484 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2485 __ bind(skip);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2486
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2487 } else if (out_sig_bt[c_arg] != T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2488 // Convert the arg to NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2489 __ xorq(r, r);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2490 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2491 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2492
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2493 // dst can longer be holding an input value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2494 live[dst.first()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2495 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2496 if (in_sig_bt[j_arg] == T_OBJECT && out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2497 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2498 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2499 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2500 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2501
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2502
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2503 // Ok now we are done. Need to place the nop that dtrace wants in order to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2504 // patch in the trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2505 int patch_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2506
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2507 __ nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2508
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2509
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2510 // Return
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2511
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2512 __ leave();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2513 __ ret(0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2514
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2515 __ flush();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2516
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2517 nmethod *nm = nmethod::new_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2518 method, masm->code(), vep_offset, patch_offset, frame_complete,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2519 stack_slots / VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2520 return nm;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2521
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2522 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2523
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2524 #endif // HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2525
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2526 // this function returns the adjust size (in number of words) to a c2i adapter
a61af66fc99e Initial load
duke
parents:
diff changeset
2527 // activation for use during deoptimization
a61af66fc99e Initial load
duke
parents:
diff changeset
2528 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals ) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
2529 return (callee_locals - callee_parameters) * Interpreter::stackElementWords;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2530 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2531
a61af66fc99e Initial load
duke
parents:
diff changeset
2532
a61af66fc99e Initial load
duke
parents:
diff changeset
2533 uint SharedRuntime::out_preserve_stack_slots() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2534 return 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2535 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2536
a61af66fc99e Initial load
duke
parents:
diff changeset
2537
a61af66fc99e Initial load
duke
parents:
diff changeset
2538 //------------------------------generate_deopt_blob----------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2539 void SharedRuntime::generate_deopt_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2540 // Allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
2541 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2542 // Setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
2543 CodeBuffer buffer("deopt_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
2544 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
2545 int frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
2546 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
2547 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
2548
a61af66fc99e Initial load
duke
parents:
diff changeset
2549 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2550 // This code enters when returning to a de-optimized nmethod. A return
a61af66fc99e Initial load
duke
parents:
diff changeset
2551 // address has been pushed on the the stack, and return values are in
a61af66fc99e Initial load
duke
parents:
diff changeset
2552 // registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
2553 // If we are doing a normal deopt then we were called from the patched
a61af66fc99e Initial load
duke
parents:
diff changeset
2554 // nmethod from the point we returned to the nmethod. So the return
a61af66fc99e Initial load
duke
parents:
diff changeset
2555 // address on the stack is wrong by NativeCall::instruction_size
a61af66fc99e Initial load
duke
parents:
diff changeset
2556 // We will adjust the value so it looks like we have the original return
a61af66fc99e Initial load
duke
parents:
diff changeset
2557 // address on the stack (like when we eagerly deoptimized).
a61af66fc99e Initial load
duke
parents:
diff changeset
2558 // In the case of an exception pending when deoptimizing, we enter
a61af66fc99e Initial load
duke
parents:
diff changeset
2559 // with a return address on the stack that points after the call we patched
a61af66fc99e Initial load
duke
parents:
diff changeset
2560 // into the exception handler. We have the following register state from,
a61af66fc99e Initial load
duke
parents:
diff changeset
2561 // e.g., the forward exception stub (see stubGenerator_x86_64.cpp).
a61af66fc99e Initial load
duke
parents:
diff changeset
2562 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
2563 // rbx: exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
2564 // rdx: throwing pc
a61af66fc99e Initial load
duke
parents:
diff changeset
2565 // So in this case we simply jam rdx into the useless return address and
a61af66fc99e Initial load
duke
parents:
diff changeset
2566 // the stack looks just like we want.
a61af66fc99e Initial load
duke
parents:
diff changeset
2567 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2568 // At this point we need to de-opt. We save the argument return
a61af66fc99e Initial load
duke
parents:
diff changeset
2569 // registers. We call the first C routine, fetch_unroll_info(). This
a61af66fc99e Initial load
duke
parents:
diff changeset
2570 // routine captures the return values and returns a structure which
a61af66fc99e Initial load
duke
parents:
diff changeset
2571 // describes the current frame size and the sizes of all replacement frames.
a61af66fc99e Initial load
duke
parents:
diff changeset
2572 // The current frame is compiled code and may contain many inlined
a61af66fc99e Initial load
duke
parents:
diff changeset
2573 // functions, each with their own JVM state. We pop the current frame, then
a61af66fc99e Initial load
duke
parents:
diff changeset
2574 // push all the new frames. Then we call the C routine unpack_frames() to
a61af66fc99e Initial load
duke
parents:
diff changeset
2575 // populate these frames. Finally unpack_frames() returns us the new target
a61af66fc99e Initial load
duke
parents:
diff changeset
2576 // address. Notice that callee-save registers are BLOWN here; they have
a61af66fc99e Initial load
duke
parents:
diff changeset
2577 // already been captured in the vframeArray at the time the return PC was
a61af66fc99e Initial load
duke
parents:
diff changeset
2578 // patched.
a61af66fc99e Initial load
duke
parents:
diff changeset
2579 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2580 Label cont;
a61af66fc99e Initial load
duke
parents:
diff changeset
2581
a61af66fc99e Initial load
duke
parents:
diff changeset
2582 // Prolog for non exception case!
a61af66fc99e Initial load
duke
parents:
diff changeset
2583
a61af66fc99e Initial load
duke
parents:
diff changeset
2584 // Save everything in sight.
a61af66fc99e Initial load
duke
parents:
diff changeset
2585 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
2586
a61af66fc99e Initial load
duke
parents:
diff changeset
2587 // Normal deoptimization. Save exec mode for unpack_frames.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
2588 __ movl(r14, Deoptimization::Unpack_deopt); // callee-saved
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2589 __ jmp(cont);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2590
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2591 int reexecute_offset = __ pc() - start;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2592
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2593 // Reexecute case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2594 // return address is the pc describes what bci to do re-execute at
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2595
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2596 // No need to update map as each call to save_live_registers will produce identical oopmap
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2597 (void) RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2598
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2599 __ movl(r14, Deoptimization::Unpack_reexecute); // callee-saved
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2600 __ jmp(cont);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2601
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2602 int exception_offset = __ pc() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
2603
a61af66fc99e Initial load
duke
parents:
diff changeset
2604 // Prolog for exception case
a61af66fc99e Initial load
duke
parents:
diff changeset
2605
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2606 // all registers are dead at this entry point, except for rax, and
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2607 // rdx which contain the exception oop and exception pc
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2608 // respectively. Set them in TLS and fall thru to the
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2609 // unpack_with_exception_in_tls entry point.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2610
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2611 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2612 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2613
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2614 int exception_in_tls_offset = __ pc() - start;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2615
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2616 // new implementation because exception oop is now passed in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2617
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2618 // Prolog for exception case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2619 // All registers must be preserved because they might be used by LinearScan
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2620 // Exceptiop oop and throwing PC are passed in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2621 // tos: stack at point of call to method that threw the exception (i.e. only
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2622 // args are on the stack, no return address)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2623
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2624 // make room on stack for the return address
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2625 // It will be patched later with the throwing pc. The correct value is not
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2626 // available now because loading it from memory would destroy registers.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2627 __ push(0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2628
a61af66fc99e Initial load
duke
parents:
diff changeset
2629 // Save everything in sight.
a61af66fc99e Initial load
duke
parents:
diff changeset
2630 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
2631
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2632 // Now it is safe to overwrite any register
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2633
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2634 // Deopt during an exception. Save exec mode for unpack_frames.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
2635 __ movl(r14, Deoptimization::Unpack_exception); // callee-saved
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2636
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2637 // load throwing pc from JavaThread and patch it as the return address
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2638 // of the current frame. Then clear the field in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2639
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2640 __ movptr(rdx, Address(r15_thread, JavaThread::exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2641 __ movptr(Address(rbp, wordSize), rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2642 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2643
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2644 #ifdef ASSERT
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2645 // verify that there is really an exception oop in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2646 __ movptr(rax, Address(r15_thread, JavaThread::exception_oop_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2647 __ verify_oop(rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2648
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2649 // verify that there is no pending exception
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2650 Label no_pending_exception;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2651 __ movptr(rax, Address(r15_thread, Thread::pending_exception_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2652 __ testptr(rax, rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2653 __ jcc(Assembler::zero, no_pending_exception);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2654 __ stop("must not have pending exception here");
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2655 __ bind(no_pending_exception);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2656 #endif
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2657
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2658 __ bind(cont);
a61af66fc99e Initial load
duke
parents:
diff changeset
2659
a61af66fc99e Initial load
duke
parents:
diff changeset
2660 // Call C code. Need thread and this frame, but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
2661 // crud. We cannot block on this call, no GC can happen.
a61af66fc99e Initial load
duke
parents:
diff changeset
2662 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2663 // UnrollBlock* fetch_unroll_info(JavaThread* thread)
a61af66fc99e Initial load
duke
parents:
diff changeset
2664
a61af66fc99e Initial load
duke
parents:
diff changeset
2665 // fetch_unroll_info needs to call last_java_frame().
a61af66fc99e Initial load
duke
parents:
diff changeset
2666
a61af66fc99e Initial load
duke
parents:
diff changeset
2667 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
2668 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2669 { Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2670 __ cmpptr(Address(r15_thread,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2671 JavaThread::last_Java_fp_offset()),
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2672 (int32_t)0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2673 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2674 __ stop("SharedRuntime::generate_deopt_blob: last_Java_fp not cleared");
a61af66fc99e Initial load
duke
parents:
diff changeset
2675 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2676 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2677 #endif // ASSERT
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2678 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2679 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info)));
a61af66fc99e Initial load
duke
parents:
diff changeset
2680
a61af66fc99e Initial load
duke
parents:
diff changeset
2681 // Need to have an oopmap that tells fetch_unroll_info where to
a61af66fc99e Initial load
duke
parents:
diff changeset
2682 // find any register it might need.
a61af66fc99e Initial load
duke
parents:
diff changeset
2683 oop_maps->add_gc_map(__ pc() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
2684
a61af66fc99e Initial load
duke
parents:
diff changeset
2685 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
2686
a61af66fc99e Initial load
duke
parents:
diff changeset
2687 // Load UnrollBlock* into rdi
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2688 __ mov(rdi, rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2689
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2690 Label noException;
682
69aefafe69c1 6824463: deopt blob is testing wrong register on 64-bit x86
never
parents: 628
diff changeset
2691 __ cmpl(r14, Deoptimization::Unpack_exception); // Was exception pending?
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2692 __ jcc(Assembler::notEqual, noException);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2693 __ movptr(rax, Address(r15_thread, JavaThread::exception_oop_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2694 // QQQ this is useless it was NULL above
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2695 __ movptr(rdx, Address(r15_thread, JavaThread::exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2696 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2697 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2698
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2699 __ verify_oop(rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2700
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2701 // Overwrite the result registers with the exception results.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2702 __ movptr(Address(rsp, RegisterSaver::rax_offset_in_bytes()), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2703 // I think this is useless
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2704 __ movptr(Address(rsp, RegisterSaver::rdx_offset_in_bytes()), rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2705
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2706 __ bind(noException);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2707
a61af66fc99e Initial load
duke
parents:
diff changeset
2708 // Only register save data is on the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
2709 // Now restore the result registers. Everything else is either dead
a61af66fc99e Initial load
duke
parents:
diff changeset
2710 // or captured in the vframeArray.
a61af66fc99e Initial load
duke
parents:
diff changeset
2711 RegisterSaver::restore_result_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
2712
a61af66fc99e Initial load
duke
parents:
diff changeset
2713 // All of the register save area has been popped of the stack. Only the
a61af66fc99e Initial load
duke
parents:
diff changeset
2714 // return address remains.
a61af66fc99e Initial load
duke
parents:
diff changeset
2715
a61af66fc99e Initial load
duke
parents:
diff changeset
2716 // Pop all the frames we must move/replace.
a61af66fc99e Initial load
duke
parents:
diff changeset
2717 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2718 // Frame picture (youngest to oldest)
a61af66fc99e Initial load
duke
parents:
diff changeset
2719 // 1: self-frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
2720 // 2: deopting frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
2721 // 3: caller of deopting frame (could be compiled/interpreted).
a61af66fc99e Initial load
duke
parents:
diff changeset
2722 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2723 // Note: by leaving the return address of self-frame on the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
2724 // and using the size of frame 2 to adjust the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
2725 // when we are done the return to frame 3 will still be on the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
2726
a61af66fc99e Initial load
duke
parents:
diff changeset
2727 // Pop deoptimized frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2728 __ movl(rcx, Address(rdi, Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2729 __ addptr(rsp, rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2730
a61af66fc99e Initial load
duke
parents:
diff changeset
2731 // rsp should be pointing at the return address to the caller (3)
a61af66fc99e Initial load
duke
parents:
diff changeset
2732
a61af66fc99e Initial load
duke
parents:
diff changeset
2733 // Stack bang to make sure there's enough room for these interpreter frames.
a61af66fc99e Initial load
duke
parents:
diff changeset
2734 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2735 __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2736 __ bang_stack_size(rbx, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
2737 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2738
a61af66fc99e Initial load
duke
parents:
diff changeset
2739 // Load address of array of frame pcs into rcx
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2740 __ movptr(rcx, Address(rdi, Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2741
a61af66fc99e Initial load
duke
parents:
diff changeset
2742 // Trash the old pc
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2743 __ addptr(rsp, wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2744
a61af66fc99e Initial load
duke
parents:
diff changeset
2745 // Load address of array of frame sizes into rsi
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2746 __ movptr(rsi, Address(rdi, Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2747
a61af66fc99e Initial load
duke
parents:
diff changeset
2748 // Load counter into rdx
a61af66fc99e Initial load
duke
parents:
diff changeset
2749 __ movl(rdx, Address(rdi, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2750
a61af66fc99e Initial load
duke
parents:
diff changeset
2751 // Pick up the initial fp we should save
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2752 __ movptr(rbp, Address(rdi, Deoptimization::UnrollBlock::initial_fp_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2753
a61af66fc99e Initial load
duke
parents:
diff changeset
2754 // Now adjust the caller's stack to make up for the extra locals
a61af66fc99e Initial load
duke
parents:
diff changeset
2755 // but record the original sp so that we can save it in the skeletal interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
2756 // frame and the stack walking of interpreter_sender will get the unextended sp
a61af66fc99e Initial load
duke
parents:
diff changeset
2757 // value and not the "real" sp value.
a61af66fc99e Initial load
duke
parents:
diff changeset
2758
a61af66fc99e Initial load
duke
parents:
diff changeset
2759 const Register sender_sp = r8;
a61af66fc99e Initial load
duke
parents:
diff changeset
2760
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2761 __ mov(sender_sp, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2762 __ movl(rbx, Address(rdi,
a61af66fc99e Initial load
duke
parents:
diff changeset
2763 Deoptimization::UnrollBlock::
a61af66fc99e Initial load
duke
parents:
diff changeset
2764 caller_adjustment_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2765 __ subptr(rsp, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2766
a61af66fc99e Initial load
duke
parents:
diff changeset
2767 // Push interpreter frames in a loop
a61af66fc99e Initial load
duke
parents:
diff changeset
2768 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
2769 __ bind(loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2770 __ movptr(rbx, Address(rsi, 0)); // Load frame size
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2771 #ifdef CC_INTERP
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2772 __ subptr(rbx, 4*wordSize); // we'll push pc and ebp by hand and
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2773 #ifdef ASSERT
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2774 __ push(0xDEADDEAD); // Make a recognizable pattern
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2775 __ push(0xDEADDEAD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2776 #else /* ASSERT */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2777 __ subptr(rsp, 2*wordSize); // skip the "static long no_param"
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2778 #endif /* ASSERT */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2779 #else
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2780 __ subptr(rbx, 2*wordSize); // We'll push pc and ebp by hand
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2781 #endif // CC_INTERP
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2782 __ pushptr(Address(rcx, 0)); // Save return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2783 __ enter(); // Save old & set new ebp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2784 __ subptr(rsp, rbx); // Prolog
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2785 #ifdef CC_INTERP
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2786 __ movptr(Address(rbp,
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2787 -(sizeof(BytecodeInterpreter)) + in_bytes(byte_offset_of(BytecodeInterpreter, _sender_sp))),
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2788 sender_sp); // Make it walkable
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2789 #else /* CC_INTERP */
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2790 // This value is corrected by layout_activation_impl
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2791 __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), (int32_t)NULL_WORD );
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2792 __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize), sender_sp); // Make it walkable
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2793 #endif /* CC_INTERP */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2794 __ mov(sender_sp, rsp); // Pass sender_sp to next frame
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2795 __ addptr(rsi, wordSize); // Bump array pointer (sizes)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2796 __ addptr(rcx, wordSize); // Bump array pointer (pcs)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2797 __ decrementl(rdx); // Decrement counter
a61af66fc99e Initial load
duke
parents:
diff changeset
2798 __ jcc(Assembler::notZero, loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2799 __ pushptr(Address(rcx, 0)); // Save final return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2800
a61af66fc99e Initial load
duke
parents:
diff changeset
2801 // Re-push self-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2802 __ enter(); // Save old & set new ebp
a61af66fc99e Initial load
duke
parents:
diff changeset
2803
a61af66fc99e Initial load
duke
parents:
diff changeset
2804 // Allocate a full sized register save area.
a61af66fc99e Initial load
duke
parents:
diff changeset
2805 // Return address and rbp are in place, so we allocate two less words.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2806 __ subptr(rsp, (frame_size_in_words - 2) * wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2807
a61af66fc99e Initial load
duke
parents:
diff changeset
2808 // Restore frame locals after moving the frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2809 __ movdbl(Address(rsp, RegisterSaver::xmm0_offset_in_bytes()), xmm0);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2810 __ movptr(Address(rsp, RegisterSaver::rax_offset_in_bytes()), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2811
a61af66fc99e Initial load
duke
parents:
diff changeset
2812 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
2813 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
2814 // restore return values to their stack-slots with the new SP.
a61af66fc99e Initial load
duke
parents:
diff changeset
2815 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2816 // void Deoptimization::unpack_frames(JavaThread* thread, int exec_mode)
a61af66fc99e Initial load
duke
parents:
diff changeset
2817
a61af66fc99e Initial load
duke
parents:
diff changeset
2818 // Use rbp because the frames look interpreted now
a61af66fc99e Initial load
duke
parents:
diff changeset
2819 __ set_last_Java_frame(noreg, rbp, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
2820
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2821 __ mov(c_rarg0, r15_thread);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
2822 __ movl(c_rarg1, r14); // second arg: exec_mode
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2823 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
a61af66fc99e Initial load
duke
parents:
diff changeset
2824
a61af66fc99e Initial load
duke
parents:
diff changeset
2825 // Set an oopmap for the call site
a61af66fc99e Initial load
duke
parents:
diff changeset
2826 oop_maps->add_gc_map(__ pc() - start,
a61af66fc99e Initial load
duke
parents:
diff changeset
2827 new OopMap( frame_size_in_words, 0 ));
a61af66fc99e Initial load
duke
parents:
diff changeset
2828
a61af66fc99e Initial load
duke
parents:
diff changeset
2829 __ reset_last_Java_frame(true, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
2830
a61af66fc99e Initial load
duke
parents:
diff changeset
2831 // Collect return values
a61af66fc99e Initial load
duke
parents:
diff changeset
2832 __ movdbl(xmm0, Address(rsp, RegisterSaver::xmm0_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2833 __ movptr(rax, Address(rsp, RegisterSaver::rax_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2834 // I think this is useless (throwing pc?)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2835 __ movptr(rdx, Address(rsp, RegisterSaver::rdx_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2836
a61af66fc99e Initial load
duke
parents:
diff changeset
2837 // Pop self-frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
2838 __ leave(); // Epilog
a61af66fc99e Initial load
duke
parents:
diff changeset
2839
a61af66fc99e Initial load
duke
parents:
diff changeset
2840 // Jump to interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
2841 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2842
a61af66fc99e Initial load
duke
parents:
diff changeset
2843 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
2844 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
2845
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2846 _deopt_blob = DeoptimizationBlob::create(&buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_in_words);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2847 _deopt_blob->set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2848 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2849
a61af66fc99e Initial load
duke
parents:
diff changeset
2850 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
2851 //------------------------------generate_uncommon_trap_blob--------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2852 void SharedRuntime::generate_uncommon_trap_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2853 // Allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
2854 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2855 // Setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
2856 CodeBuffer buffer("uncommon_trap_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
2857 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
2858
a61af66fc99e Initial load
duke
parents:
diff changeset
2859 assert(SimpleRuntimeFrame::framesize % 4 == 0, "sp not 16-byte aligned");
a61af66fc99e Initial load
duke
parents:
diff changeset
2860
a61af66fc99e Initial load
duke
parents:
diff changeset
2861 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2862
a61af66fc99e Initial load
duke
parents:
diff changeset
2863 // Push self-frame. We get here with a return address on the
a61af66fc99e Initial load
duke
parents:
diff changeset
2864 // stack, so rsp is 8-byte aligned until we allocate our frame.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2865 __ subptr(rsp, SimpleRuntimeFrame::return_off << LogBytesPerInt); // Epilog!
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2866
a61af66fc99e Initial load
duke
parents:
diff changeset
2867 // No callee saved registers. rbp is assumed implicitly saved
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2868 __ movptr(Address(rsp, SimpleRuntimeFrame::rbp_off << LogBytesPerInt), rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2869
a61af66fc99e Initial load
duke
parents:
diff changeset
2870 // compiler left unloaded_class_index in j_rarg0 move to where the
a61af66fc99e Initial load
duke
parents:
diff changeset
2871 // runtime expects it.
a61af66fc99e Initial load
duke
parents:
diff changeset
2872 __ movl(c_rarg1, j_rarg0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2873
a61af66fc99e Initial load
duke
parents:
diff changeset
2874 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
2875
a61af66fc99e Initial load
duke
parents:
diff changeset
2876 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
2877 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
2878 // capture callee-saved registers as well as return values.
a61af66fc99e Initial load
duke
parents:
diff changeset
2879 // Thread is in rdi already.
a61af66fc99e Initial load
duke
parents:
diff changeset
2880 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2881 // UnrollBlock* uncommon_trap(JavaThread* thread, jint unloaded_class_index);
a61af66fc99e Initial load
duke
parents:
diff changeset
2882
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2883 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2884 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::uncommon_trap)));
a61af66fc99e Initial load
duke
parents:
diff changeset
2885
a61af66fc99e Initial load
duke
parents:
diff changeset
2886 // Set an oopmap for the call site
a61af66fc99e Initial load
duke
parents:
diff changeset
2887 OopMapSet* oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
2888 OopMap* map = new OopMap(SimpleRuntimeFrame::framesize, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2889
a61af66fc99e Initial load
duke
parents:
diff changeset
2890 // location of rbp is known implicitly by the frame sender code
a61af66fc99e Initial load
duke
parents:
diff changeset
2891
a61af66fc99e Initial load
duke
parents:
diff changeset
2892 oop_maps->add_gc_map(__ pc() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
2893
a61af66fc99e Initial load
duke
parents:
diff changeset
2894 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
2895
a61af66fc99e Initial load
duke
parents:
diff changeset
2896 // Load UnrollBlock* into rdi
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2897 __ mov(rdi, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2898
a61af66fc99e Initial load
duke
parents:
diff changeset
2899 // Pop all the frames we must move/replace.
a61af66fc99e Initial load
duke
parents:
diff changeset
2900 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2901 // Frame picture (youngest to oldest)
a61af66fc99e Initial load
duke
parents:
diff changeset
2902 // 1: self-frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
2903 // 2: deopting frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
2904 // 3: caller of deopting frame (could be compiled/interpreted).
a61af66fc99e Initial load
duke
parents:
diff changeset
2905
a61af66fc99e Initial load
duke
parents:
diff changeset
2906 // Pop self-frame. We have no frame, and must rely only on rax and rsp.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2907 __ addptr(rsp, (SimpleRuntimeFrame::framesize - 2) << LogBytesPerInt); // Epilog!
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2908
a61af66fc99e Initial load
duke
parents:
diff changeset
2909 // Pop deoptimized frame (int)
a61af66fc99e Initial load
duke
parents:
diff changeset
2910 __ movl(rcx, Address(rdi,
a61af66fc99e Initial load
duke
parents:
diff changeset
2911 Deoptimization::UnrollBlock::
a61af66fc99e Initial load
duke
parents:
diff changeset
2912 size_of_deoptimized_frame_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2913 __ addptr(rsp, rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2914
a61af66fc99e Initial load
duke
parents:
diff changeset
2915 // rsp should be pointing at the return address to the caller (3)
a61af66fc99e Initial load
duke
parents:
diff changeset
2916
a61af66fc99e Initial load
duke
parents:
diff changeset
2917 // Stack bang to make sure there's enough room for these interpreter frames.
a61af66fc99e Initial load
duke
parents:
diff changeset
2918 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2919 __ movl(rbx, Address(rdi ,Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2920 __ bang_stack_size(rbx, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
2921 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2922
a61af66fc99e Initial load
duke
parents:
diff changeset
2923 // Load address of array of frame pcs into rcx (address*)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2924 __ movptr(rcx,
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2925 Address(rdi,
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2926 Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2927
a61af66fc99e Initial load
duke
parents:
diff changeset
2928 // Trash the return pc
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2929 __ addptr(rsp, wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2930
a61af66fc99e Initial load
duke
parents:
diff changeset
2931 // Load address of array of frame sizes into rsi (intptr_t*)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2932 __ movptr(rsi, Address(rdi,
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2933 Deoptimization::UnrollBlock::
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2934 frame_sizes_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2935
a61af66fc99e Initial load
duke
parents:
diff changeset
2936 // Counter
a61af66fc99e Initial load
duke
parents:
diff changeset
2937 __ movl(rdx, Address(rdi,
a61af66fc99e Initial load
duke
parents:
diff changeset
2938 Deoptimization::UnrollBlock::
a61af66fc99e Initial load
duke
parents:
diff changeset
2939 number_of_frames_offset_in_bytes())); // (int)
a61af66fc99e Initial load
duke
parents:
diff changeset
2940
a61af66fc99e Initial load
duke
parents:
diff changeset
2941 // Pick up the initial fp we should save
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2942 __ movptr(rbp,
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2943 Address(rdi,
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2944 Deoptimization::UnrollBlock::initial_fp_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2945
a61af66fc99e Initial load
duke
parents:
diff changeset
2946 // Now adjust the caller's stack to make up for the extra locals but
a61af66fc99e Initial load
duke
parents:
diff changeset
2947 // record the original sp so that we can save it in the skeletal
a61af66fc99e Initial load
duke
parents:
diff changeset
2948 // interpreter frame and the stack walking of interpreter_sender
a61af66fc99e Initial load
duke
parents:
diff changeset
2949 // will get the unextended sp value and not the "real" sp value.
a61af66fc99e Initial load
duke
parents:
diff changeset
2950
a61af66fc99e Initial load
duke
parents:
diff changeset
2951 const Register sender_sp = r8;
a61af66fc99e Initial load
duke
parents:
diff changeset
2952
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2953 __ mov(sender_sp, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2954 __ movl(rbx, Address(rdi,
a61af66fc99e Initial load
duke
parents:
diff changeset
2955 Deoptimization::UnrollBlock::
a61af66fc99e Initial load
duke
parents:
diff changeset
2956 caller_adjustment_offset_in_bytes())); // (int)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2957 __ subptr(rsp, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2958
a61af66fc99e Initial load
duke
parents:
diff changeset
2959 // Push interpreter frames in a loop
a61af66fc99e Initial load
duke
parents:
diff changeset
2960 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
2961 __ bind(loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2962 __ movptr(rbx, Address(rsi, 0)); // Load frame size
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2963 __ subptr(rbx, 2 * wordSize); // We'll push pc and rbp by hand
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2964 __ pushptr(Address(rcx, 0)); // Save return address
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2965 __ enter(); // Save old & set new rbp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2966 __ subptr(rsp, rbx); // Prolog
520
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
2967 #ifdef CC_INTERP
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
2968 __ movptr(Address(rbp,
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
2969 -(sizeof(BytecodeInterpreter)) + in_bytes(byte_offset_of(BytecodeInterpreter, _sender_sp))),
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
2970 sender_sp); // Make it walkable
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
2971 #else // CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2972 __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize),
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2973 sender_sp); // Make it walkable
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2974 // This value is corrected by layout_activation_impl
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2975 __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), (int32_t)NULL_WORD );
520
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
2976 #endif // CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2977 __ mov(sender_sp, rsp); // Pass sender_sp to next frame
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2978 __ addptr(rsi, wordSize); // Bump array pointer (sizes)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2979 __ addptr(rcx, wordSize); // Bump array pointer (pcs)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2980 __ decrementl(rdx); // Decrement counter
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2981 __ jcc(Assembler::notZero, loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2982 __ pushptr(Address(rcx, 0)); // Save final return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2983
a61af66fc99e Initial load
duke
parents:
diff changeset
2984 // Re-push self-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2985 __ enter(); // Save old & set new rbp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2986 __ subptr(rsp, (SimpleRuntimeFrame::framesize - 4) << LogBytesPerInt);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2987 // Prolog
a61af66fc99e Initial load
duke
parents:
diff changeset
2988
a61af66fc99e Initial load
duke
parents:
diff changeset
2989 // Use rbp because the frames look interpreted now
a61af66fc99e Initial load
duke
parents:
diff changeset
2990 __ set_last_Java_frame(noreg, rbp, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
2991
a61af66fc99e Initial load
duke
parents:
diff changeset
2992 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
2993 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
2994 // restore return values to their stack-slots with the new SP.
a61af66fc99e Initial load
duke
parents:
diff changeset
2995 // Thread is in rdi already.
a61af66fc99e Initial load
duke
parents:
diff changeset
2996 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2997 // BasicType unpack_frames(JavaThread* thread, int exec_mode);
a61af66fc99e Initial load
duke
parents:
diff changeset
2998
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2999 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3000 __ movl(c_rarg1, Deoptimization::Unpack_uncommon_trap);
a61af66fc99e Initial load
duke
parents:
diff changeset
3001 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3002
a61af66fc99e Initial load
duke
parents:
diff changeset
3003 // Set an oopmap for the call site
a61af66fc99e Initial load
duke
parents:
diff changeset
3004 oop_maps->add_gc_map(__ pc() - start, new OopMap(SimpleRuntimeFrame::framesize, 0));
a61af66fc99e Initial load
duke
parents:
diff changeset
3005
a61af66fc99e Initial load
duke
parents:
diff changeset
3006 __ reset_last_Java_frame(true, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3007
a61af66fc99e Initial load
duke
parents:
diff changeset
3008 // Pop self-frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
3009 __ leave(); // Epilog
a61af66fc99e Initial load
duke
parents:
diff changeset
3010
a61af66fc99e Initial load
duke
parents:
diff changeset
3011 // Jump to interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3012 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3013
a61af66fc99e Initial load
duke
parents:
diff changeset
3014 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3015 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3016
a61af66fc99e Initial load
duke
parents:
diff changeset
3017 _uncommon_trap_blob = UncommonTrapBlob::create(&buffer, oop_maps,
a61af66fc99e Initial load
duke
parents:
diff changeset
3018 SimpleRuntimeFrame::framesize >> 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3019 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3020 #endif // COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3021
a61af66fc99e Initial load
duke
parents:
diff changeset
3022
a61af66fc99e Initial load
duke
parents:
diff changeset
3023 //------------------------------generate_handler_blob------
a61af66fc99e Initial load
duke
parents:
diff changeset
3024 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3025 // Generate a special Compile2Runtime blob that saves all registers,
a61af66fc99e Initial load
duke
parents:
diff changeset
3026 // and setup oopmap.
a61af66fc99e Initial load
duke
parents:
diff changeset
3027 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3028 static SafepointBlob* generate_handler_blob(address call_ptr, bool cause_return) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3029 assert(StubRoutines::forward_exception_entry() != NULL,
a61af66fc99e Initial load
duke
parents:
diff changeset
3030 "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3031
a61af66fc99e Initial load
duke
parents:
diff changeset
3032 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3033 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3034 OopMap* map;
a61af66fc99e Initial load
duke
parents:
diff changeset
3035
a61af66fc99e Initial load
duke
parents:
diff changeset
3036 // Allocate space for the code. Setup code generation tools.
a61af66fc99e Initial load
duke
parents:
diff changeset
3037 CodeBuffer buffer("handler_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
3038 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3039
a61af66fc99e Initial load
duke
parents:
diff changeset
3040 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
3041 address call_pc = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3042 int frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3043
a61af66fc99e Initial load
duke
parents:
diff changeset
3044 // Make room for return address (or push it again)
a61af66fc99e Initial load
duke
parents:
diff changeset
3045 if (!cause_return) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3046 __ push(rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3047 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3048
a61af66fc99e Initial load
duke
parents:
diff changeset
3049 // Save registers, fpu state, and flags
a61af66fc99e Initial load
duke
parents:
diff changeset
3050 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3051
a61af66fc99e Initial load
duke
parents:
diff changeset
3052 // The following is basically a call_VM. However, we need the precise
a61af66fc99e Initial load
duke
parents:
diff changeset
3053 // address of the call in order to generate an oopmap. Hence, we do all the
a61af66fc99e Initial load
duke
parents:
diff changeset
3054 // work outselves.
a61af66fc99e Initial load
duke
parents:
diff changeset
3055
a61af66fc99e Initial load
duke
parents:
diff changeset
3056 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3057
a61af66fc99e Initial load
duke
parents:
diff changeset
3058 // The return address must always be correct so that frame constructor never
a61af66fc99e Initial load
duke
parents:
diff changeset
3059 // sees an invalid pc.
a61af66fc99e Initial load
duke
parents:
diff changeset
3060
a61af66fc99e Initial load
duke
parents:
diff changeset
3061 if (!cause_return) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3062 // overwrite the dummy value we pushed on entry
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3063 __ movptr(c_rarg0, Address(r15_thread, JavaThread::saved_exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3064 __ movptr(Address(rbp, wordSize), c_rarg0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3065 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3066
a61af66fc99e Initial load
duke
parents:
diff changeset
3067 // Do the call
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3068 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3069 __ call(RuntimeAddress(call_ptr));
a61af66fc99e Initial load
duke
parents:
diff changeset
3070
a61af66fc99e Initial load
duke
parents:
diff changeset
3071 // Set an oopmap for the call site. This oopmap will map all
a61af66fc99e Initial load
duke
parents:
diff changeset
3072 // oop-registers and debug-info registers as callee-saved. This
a61af66fc99e Initial load
duke
parents:
diff changeset
3073 // will allow deoptimization at this safepoint to find all possible
a61af66fc99e Initial load
duke
parents:
diff changeset
3074 // debug-info recordings, as well as let GC find all oops.
a61af66fc99e Initial load
duke
parents:
diff changeset
3075
a61af66fc99e Initial load
duke
parents:
diff changeset
3076 oop_maps->add_gc_map( __ pc() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3077
a61af66fc99e Initial load
duke
parents:
diff changeset
3078 Label noException;
a61af66fc99e Initial load
duke
parents:
diff changeset
3079
a61af66fc99e Initial load
duke
parents:
diff changeset
3080 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3081
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3082 __ cmpptr(Address(r15_thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3083 __ jcc(Assembler::equal, noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3084
a61af66fc99e Initial load
duke
parents:
diff changeset
3085 // Exception pending
a61af66fc99e Initial load
duke
parents:
diff changeset
3086
a61af66fc99e Initial load
duke
parents:
diff changeset
3087 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3088
a61af66fc99e Initial load
duke
parents:
diff changeset
3089 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3090
a61af66fc99e Initial load
duke
parents:
diff changeset
3091 // No exception case
a61af66fc99e Initial load
duke
parents:
diff changeset
3092 __ bind(noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3093
a61af66fc99e Initial load
duke
parents:
diff changeset
3094 // Normal exit, restore registers and exit.
a61af66fc99e Initial load
duke
parents:
diff changeset
3095 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3096
a61af66fc99e Initial load
duke
parents:
diff changeset
3097 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3098
a61af66fc99e Initial load
duke
parents:
diff changeset
3099 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3100 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3101
a61af66fc99e Initial load
duke
parents:
diff changeset
3102 // Fill-out other meta info
a61af66fc99e Initial load
duke
parents:
diff changeset
3103 return SafepointBlob::create(&buffer, oop_maps, frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3104 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3105
a61af66fc99e Initial load
duke
parents:
diff changeset
3106 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3107 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
a61af66fc99e Initial load
duke
parents:
diff changeset
3108 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3109 // Generate a stub that calls into vm to find out the proper destination
a61af66fc99e Initial load
duke
parents:
diff changeset
3110 // of a java call. All the argument registers are live at this point
a61af66fc99e Initial load
duke
parents:
diff changeset
3111 // but since this is generic code we don't know what they are and the caller
a61af66fc99e Initial load
duke
parents:
diff changeset
3112 // must do any gc of the args.
a61af66fc99e Initial load
duke
parents:
diff changeset
3113 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3114 static RuntimeStub* generate_resolve_blob(address destination, const char* name) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3115 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3116
a61af66fc99e Initial load
duke
parents:
diff changeset
3117 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3118 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3119
a61af66fc99e Initial load
duke
parents:
diff changeset
3120 CodeBuffer buffer(name, 1000, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3121 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3122
a61af66fc99e Initial load
duke
parents:
diff changeset
3123 int frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3124
a61af66fc99e Initial load
duke
parents:
diff changeset
3125 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3126 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3127
a61af66fc99e Initial load
duke
parents:
diff changeset
3128 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3129
a61af66fc99e Initial load
duke
parents:
diff changeset
3130 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3131
a61af66fc99e Initial load
duke
parents:
diff changeset
3132 int frame_complete = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3133
a61af66fc99e Initial load
duke
parents:
diff changeset
3134 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3135
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3136 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3137
a61af66fc99e Initial load
duke
parents:
diff changeset
3138 __ call(RuntimeAddress(destination));
a61af66fc99e Initial load
duke
parents:
diff changeset
3139
a61af66fc99e Initial load
duke
parents:
diff changeset
3140
a61af66fc99e Initial load
duke
parents:
diff changeset
3141 // Set an oopmap for the call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3142 // We need this not only for callee-saved registers, but also for volatile
a61af66fc99e Initial load
duke
parents:
diff changeset
3143 // registers that the compiler might be keeping live across a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
3144
a61af66fc99e Initial load
duke
parents:
diff changeset
3145 oop_maps->add_gc_map( __ offset() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3146
a61af66fc99e Initial load
duke
parents:
diff changeset
3147 // rax contains the address we are going to jump to assuming no exception got installed
a61af66fc99e Initial load
duke
parents:
diff changeset
3148
a61af66fc99e Initial load
duke
parents:
diff changeset
3149 // clear last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3150 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3151 // check for pending exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
3152 Label pending;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3153 __ cmpptr(Address(r15_thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3154 __ jcc(Assembler::notEqual, pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3155
a61af66fc99e Initial load
duke
parents:
diff changeset
3156 // get the returned methodOop
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3157 __ movptr(rbx, Address(r15_thread, JavaThread::vm_result_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3158 __ movptr(Address(rsp, RegisterSaver::rbx_offset_in_bytes()), rbx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3159
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3160 __ movptr(Address(rsp, RegisterSaver::rax_offset_in_bytes()), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3161
a61af66fc99e Initial load
duke
parents:
diff changeset
3162 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3163
a61af66fc99e Initial load
duke
parents:
diff changeset
3164 // We are back the the original state on entry and ready to go.
a61af66fc99e Initial load
duke
parents:
diff changeset
3165
a61af66fc99e Initial load
duke
parents:
diff changeset
3166 __ jmp(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
3167
a61af66fc99e Initial load
duke
parents:
diff changeset
3168 // Pending exception after the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
3169
a61af66fc99e Initial load
duke
parents:
diff changeset
3170 __ bind(pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3171
a61af66fc99e Initial load
duke
parents:
diff changeset
3172 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3173
a61af66fc99e Initial load
duke
parents:
diff changeset
3174 // exception pending => remove activation and forward to exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3175
a61af66fc99e Initial load
duke
parents:
diff changeset
3176 __ movptr(Address(r15_thread, JavaThread::vm_result_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
3177
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3178 __ movptr(rax, Address(r15_thread, Thread::pending_exception_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3179 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3180
a61af66fc99e Initial load
duke
parents:
diff changeset
3181 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3182 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3183 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3184
a61af66fc99e Initial load
duke
parents:
diff changeset
3185 // return the blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3186 // frame_size_words or bytes??
a61af66fc99e Initial load
duke
parents:
diff changeset
3187 return RuntimeStub::new_runtime_stub(name, &buffer, frame_complete, frame_size_in_words, oop_maps, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
3188 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3189
a61af66fc99e Initial load
duke
parents:
diff changeset
3190
a61af66fc99e Initial load
duke
parents:
diff changeset
3191 void SharedRuntime::generate_stubs() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3192
a61af66fc99e Initial load
duke
parents:
diff changeset
3193 _wrong_method_blob = generate_resolve_blob(CAST_FROM_FN_PTR(address, SharedRuntime::handle_wrong_method),
a61af66fc99e Initial load
duke
parents:
diff changeset
3194 "wrong_method_stub");
a61af66fc99e Initial load
duke
parents:
diff changeset
3195 _ic_miss_blob = generate_resolve_blob(CAST_FROM_FN_PTR(address, SharedRuntime::handle_wrong_method_ic_miss),
a61af66fc99e Initial load
duke
parents:
diff changeset
3196 "ic_miss_stub");
a61af66fc99e Initial load
duke
parents:
diff changeset
3197 _resolve_opt_virtual_call_blob = generate_resolve_blob(CAST_FROM_FN_PTR(address, SharedRuntime::resolve_opt_virtual_call_C),
a61af66fc99e Initial load
duke
parents:
diff changeset
3198 "resolve_opt_virtual_call");
a61af66fc99e Initial load
duke
parents:
diff changeset
3199
a61af66fc99e Initial load
duke
parents:
diff changeset
3200 _resolve_virtual_call_blob = generate_resolve_blob(CAST_FROM_FN_PTR(address, SharedRuntime::resolve_virtual_call_C),
a61af66fc99e Initial load
duke
parents:
diff changeset
3201 "resolve_virtual_call");
a61af66fc99e Initial load
duke
parents:
diff changeset
3202
a61af66fc99e Initial load
duke
parents:
diff changeset
3203 _resolve_static_call_blob = generate_resolve_blob(CAST_FROM_FN_PTR(address, SharedRuntime::resolve_static_call_C),
a61af66fc99e Initial load
duke
parents:
diff changeset
3204 "resolve_static_call");
a61af66fc99e Initial load
duke
parents:
diff changeset
3205 _polling_page_safepoint_handler_blob =
a61af66fc99e Initial load
duke
parents:
diff changeset
3206 generate_handler_blob(CAST_FROM_FN_PTR(address,
a61af66fc99e Initial load
duke
parents:
diff changeset
3207 SafepointSynchronize::handle_polling_page_exception), false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3208
a61af66fc99e Initial load
duke
parents:
diff changeset
3209 _polling_page_return_handler_blob =
a61af66fc99e Initial load
duke
parents:
diff changeset
3210 generate_handler_blob(CAST_FROM_FN_PTR(address,
a61af66fc99e Initial load
duke
parents:
diff changeset
3211 SafepointSynchronize::handle_polling_page_exception), true);
a61af66fc99e Initial load
duke
parents:
diff changeset
3212
a61af66fc99e Initial load
duke
parents:
diff changeset
3213 generate_deopt_blob();
a61af66fc99e Initial load
duke
parents:
diff changeset
3214
a61af66fc99e Initial load
duke
parents:
diff changeset
3215 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3216 generate_uncommon_trap_blob();
a61af66fc99e Initial load
duke
parents:
diff changeset
3217 #endif // COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3218 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3219
a61af66fc99e Initial load
duke
parents:
diff changeset
3220
a61af66fc99e Initial load
duke
parents:
diff changeset
3221 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3222 // This is here instead of runtime_x86_64.cpp because it uses SimpleRuntimeFrame
a61af66fc99e Initial load
duke
parents:
diff changeset
3223 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3224 //------------------------------generate_exception_blob---------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3225 // creates exception blob at the end
a61af66fc99e Initial load
duke
parents:
diff changeset
3226 // Using exception blob, this code is jumped from a compiled method.
a61af66fc99e Initial load
duke
parents:
diff changeset
3227 // (see emit_exception_handler in x86_64.ad file)
a61af66fc99e Initial load
duke
parents:
diff changeset
3228 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3229 // Given an exception pc at a call we call into the runtime for the
a61af66fc99e Initial load
duke
parents:
diff changeset
3230 // handler in this method. This handler might merely restore state
a61af66fc99e Initial load
duke
parents:
diff changeset
3231 // (i.e. callee save registers) unwind the frame and jump to the
a61af66fc99e Initial load
duke
parents:
diff changeset
3232 // exception handler for the nmethod if there is no Java level handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3233 // for the nmethod.
a61af66fc99e Initial load
duke
parents:
diff changeset
3234 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3235 // This code is entered with a jmp.
a61af66fc99e Initial load
duke
parents:
diff changeset
3236 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3237 // Arguments:
a61af66fc99e Initial load
duke
parents:
diff changeset
3238 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3239 // rdx: exception pc
a61af66fc99e Initial load
duke
parents:
diff changeset
3240 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3241 // Results:
a61af66fc99e Initial load
duke
parents:
diff changeset
3242 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3243 // rdx: exception pc in caller or ???
a61af66fc99e Initial load
duke
parents:
diff changeset
3244 // destination: exception handler of caller
a61af66fc99e Initial load
duke
parents:
diff changeset
3245 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3246 // Note: the exception pc MUST be at a call (precise debug information)
a61af66fc99e Initial load
duke
parents:
diff changeset
3247 // Registers rax, rdx, rcx, rsi, rdi, r8-r11 are not callee saved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3248 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3249
a61af66fc99e Initial load
duke
parents:
diff changeset
3250 void OptoRuntime::generate_exception_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3251 assert(!OptoRuntime::is_callee_saved_register(RDX_num), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
3252 assert(!OptoRuntime::is_callee_saved_register(RAX_num), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
3253 assert(!OptoRuntime::is_callee_saved_register(RCX_num), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
3254
a61af66fc99e Initial load
duke
parents:
diff changeset
3255 assert(SimpleRuntimeFrame::framesize % 4 == 0, "sp not 16-byte aligned");
a61af66fc99e Initial load
duke
parents:
diff changeset
3256
a61af66fc99e Initial load
duke
parents:
diff changeset
3257 // Allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3258 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3259 // Setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3260 CodeBuffer buffer("exception_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
3261 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3262
a61af66fc99e Initial load
duke
parents:
diff changeset
3263
a61af66fc99e Initial load
duke
parents:
diff changeset
3264 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
3265
a61af66fc99e Initial load
duke
parents:
diff changeset
3266 // Exception pc is 'return address' for stack walker
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3267 __ push(rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3268 __ subptr(rsp, SimpleRuntimeFrame::return_off << LogBytesPerInt); // Prolog
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3269
a61af66fc99e Initial load
duke
parents:
diff changeset
3270 // Save callee-saved registers. See x86_64.ad.
a61af66fc99e Initial load
duke
parents:
diff changeset
3271
a61af66fc99e Initial load
duke
parents:
diff changeset
3272 // rbp is an implicitly saved callee saved register (i.e. the calling
a61af66fc99e Initial load
duke
parents:
diff changeset
3273 // convention will save restore it in prolog/epilog) Other than that
a61af66fc99e Initial load
duke
parents:
diff changeset
3274 // there are no callee save registers now that adapter frames are gone.
a61af66fc99e Initial load
duke
parents:
diff changeset
3275
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3276 __ movptr(Address(rsp, SimpleRuntimeFrame::rbp_off << LogBytesPerInt), rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3277
a61af66fc99e Initial load
duke
parents:
diff changeset
3278 // Store exception in Thread object. We cannot pass any arguments to the
a61af66fc99e Initial load
duke
parents:
diff changeset
3279 // handle_exception call, since we do not want to make any assumption
a61af66fc99e Initial load
duke
parents:
diff changeset
3280 // about the size of the frame where the exception happened in.
a61af66fc99e Initial load
duke
parents:
diff changeset
3281 // c_rarg0 is either rdi (Linux) or rcx (Windows).
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3282 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()),rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3283 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), rdx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3284
a61af66fc99e Initial load
duke
parents:
diff changeset
3285 // This call does all the hard work. It checks if an exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3286 // exists in the method.
a61af66fc99e Initial load
duke
parents:
diff changeset
3287 // If so, it returns the handler address.
a61af66fc99e Initial load
duke
parents:
diff changeset
3288 // If not, it prepares for stack-unwinding, restoring the callee-save
a61af66fc99e Initial load
duke
parents:
diff changeset
3289 // registers of the frame being removed.
a61af66fc99e Initial load
duke
parents:
diff changeset
3290 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3291 // address OptoRuntime::handle_exception_C(JavaThread* thread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3292
a61af66fc99e Initial load
duke
parents:
diff changeset
3293 __ set_last_Java_frame(noreg, noreg, NULL);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3294 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3295 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, OptoRuntime::handle_exception_C)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3296
a61af66fc99e Initial load
duke
parents:
diff changeset
3297 // Set an oopmap for the call site. This oopmap will only be used if we
a61af66fc99e Initial load
duke
parents:
diff changeset
3298 // are unwinding the stack. Hence, all locations will be dead.
a61af66fc99e Initial load
duke
parents:
diff changeset
3299 // Callee-saved registers will be the same as the frame above (i.e.,
a61af66fc99e Initial load
duke
parents:
diff changeset
3300 // handle_exception_stub), since they were restored when we got the
a61af66fc99e Initial load
duke
parents:
diff changeset
3301 // exception.
a61af66fc99e Initial load
duke
parents:
diff changeset
3302
a61af66fc99e Initial load
duke
parents:
diff changeset
3303 OopMapSet* oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3304
a61af66fc99e Initial load
duke
parents:
diff changeset
3305 oop_maps->add_gc_map( __ pc()-start, new OopMap(SimpleRuntimeFrame::framesize, 0));
a61af66fc99e Initial load
duke
parents:
diff changeset
3306
a61af66fc99e Initial load
duke
parents:
diff changeset
3307 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3308
a61af66fc99e Initial load
duke
parents:
diff changeset
3309 // Restore callee-saved registers
a61af66fc99e Initial load
duke
parents:
diff changeset
3310
a61af66fc99e Initial load
duke
parents:
diff changeset
3311 // rbp is an implicitly saved callee saved register (i.e. the calling
a61af66fc99e Initial load
duke
parents:
diff changeset
3312 // convention will save restore it in prolog/epilog) Other than that
a61af66fc99e Initial load
duke
parents:
diff changeset
3313 // there are no callee save registers no that adapter frames are gone.
a61af66fc99e Initial load
duke
parents:
diff changeset
3314
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3315 __ movptr(rbp, Address(rsp, SimpleRuntimeFrame::rbp_off << LogBytesPerInt));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3316
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3317 __ addptr(rsp, SimpleRuntimeFrame::return_off << LogBytesPerInt); // Epilog
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3318 __ pop(rdx); // No need for exception pc anymore
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3319
a61af66fc99e Initial load
duke
parents:
diff changeset
3320 // rax: exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3321
1368
93767e6a2dfd 6941529: SharedRuntime::raw_exception_handler_for_return_address must reset thread MethodHandle flag
twisti
parents: 1187
diff changeset
3322 // Restore SP from BP if the exception PC is a MethodHandle call site.
93767e6a2dfd 6941529: SharedRuntime::raw_exception_handler_for_return_address must reset thread MethodHandle flag
twisti
parents: 1187
diff changeset
3323 __ cmpl(Address(r15_thread, JavaThread::is_method_handle_return_offset()), 0);
1567
110501f54a99 6934104: JSR 292 needs to support SPARC C2
twisti
parents: 1506
diff changeset
3324 __ cmovptr(Assembler::notEqual, rsp, rbp_mh_SP_save);
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
3325
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3326 // We have a handler in rax (could be deopt blob).
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3327 __ mov(r8, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3328
a61af66fc99e Initial load
duke
parents:
diff changeset
3329 // Get the exception oop
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3330 __ movptr(rax, Address(r15_thread, JavaThread::exception_oop_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3331 // Get the exception pc in case we are deoptimized
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3332 __ movptr(rdx, Address(r15_thread, JavaThread::exception_pc_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3333 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3334 __ movptr(Address(r15_thread, JavaThread::exception_handler_pc_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
3335 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
3336 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3337 // Clear the exception oop so GC no longer processes it as a root.
a61af66fc99e Initial load
duke
parents:
diff changeset
3338 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
3339
a61af66fc99e Initial load
duke
parents:
diff changeset
3340 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3341 // r8: exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3342 // rdx: exception pc
a61af66fc99e Initial load
duke
parents:
diff changeset
3343 // Jump to handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3344
a61af66fc99e Initial load
duke
parents:
diff changeset
3345 __ jmp(r8);
a61af66fc99e Initial load
duke
parents:
diff changeset
3346
a61af66fc99e Initial load
duke
parents:
diff changeset
3347 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3348 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3349
a61af66fc99e Initial load
duke
parents:
diff changeset
3350 // Set exception blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3351 _exception_blob = ExceptionBlob::create(&buffer, oop_maps, SimpleRuntimeFrame::framesize >> 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3352 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3353 #endif // COMPILER2