annotate src/cpu/sparc/vm/c1_Defs_sparc.hpp @ 1433:efba53f86c4f

various fixes and enhancements * correct refmap->oopmap conversion (register numbering, stack slot numbering) * fixes for inlining (correct scoping in exception handler lookup, NPE in scope conversion) * support for "jump to runtime stub" (patching code needs to be aware of jmp instruction) * provide more information about methods (to allow inlining: has_balanced_monitors, etc.) * fixes to signature type lookup * isSubTypeOf: correct handling of array classes * RiType: componentType/arrayOf * prologue: inline cache check, icmiss stub * klass state check (resolved but not initialized) in newinstance * card table write barriers * c1x classes are optional (to allow running c1 without them) * correct for stored frame pointer in calling conventions (methods with arguments on stack) * getType(Class<?>) for some basic types, used for optimizations and folding * RiMethod/RiType: throw exception instead of silent failure on unsupported operations * RiType: resolved/unresolved array type support * refactoring: new on-demand template generation mechanism * optimizations: template specialization for no_null_check, given length, etc.
author Lukas Stadler <lukas.stadler@oracle.com>
date Thu, 16 Sep 2010 19:42:20 -0700
parents d0acbc302e14
children c18cbe5936b8
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
928
d0acbc302e14 6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents: 0
diff changeset
2 * Copyright 2000-2009 Sun Microsystems, Inc. All Rights Reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 // native word offsets from memory address (big endian)
a61af66fc99e Initial load
duke
parents:
diff changeset
26 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
27 pd_lo_word_offset_in_bytes = BytesPerInt,
a61af66fc99e Initial load
duke
parents:
diff changeset
28 pd_hi_word_offset_in_bytes = 0
a61af66fc99e Initial load
duke
parents:
diff changeset
29 };
a61af66fc99e Initial load
duke
parents:
diff changeset
30
a61af66fc99e Initial load
duke
parents:
diff changeset
31
a61af66fc99e Initial load
duke
parents:
diff changeset
32 // explicit rounding operations are not required to implement the strictFP mode
a61af66fc99e Initial load
duke
parents:
diff changeset
33 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
34 pd_strict_fp_requires_explicit_rounding = false
a61af66fc99e Initial load
duke
parents:
diff changeset
35 };
a61af66fc99e Initial load
duke
parents:
diff changeset
36
a61af66fc99e Initial load
duke
parents:
diff changeset
37
a61af66fc99e Initial load
duke
parents:
diff changeset
38 // registers
a61af66fc99e Initial load
duke
parents:
diff changeset
39 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
40 pd_nof_cpu_regs_frame_map = 32, // number of registers used during code emission
928
d0acbc302e14 6795465: Crash in assembler_sparc.cpp with client compiler on solaris-sparc
never
parents: 0
diff changeset
41 pd_nof_caller_save_cpu_regs_frame_map = 10, // number of cpu registers killed by calls
0
a61af66fc99e Initial load
duke
parents:
diff changeset
42 pd_nof_cpu_regs_reg_alloc = 20, // number of registers that are visible to register allocator
a61af66fc99e Initial load
duke
parents:
diff changeset
43 pd_nof_cpu_regs_linearscan = 32,// number of registers visible linear scan
a61af66fc99e Initial load
duke
parents:
diff changeset
44 pd_first_cpu_reg = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
45 pd_last_cpu_reg = 31,
a61af66fc99e Initial load
duke
parents:
diff changeset
46 pd_last_allocatable_cpu_reg = 19,
a61af66fc99e Initial load
duke
parents:
diff changeset
47 pd_first_callee_saved_reg = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
48 pd_last_callee_saved_reg = 13,
a61af66fc99e Initial load
duke
parents:
diff changeset
49
a61af66fc99e Initial load
duke
parents:
diff changeset
50 pd_nof_fpu_regs_frame_map = 32, // number of registers used during code emission
a61af66fc99e Initial load
duke
parents:
diff changeset
51 pd_nof_caller_save_fpu_regs_frame_map = 32, // number of fpu registers killed by calls
a61af66fc99e Initial load
duke
parents:
diff changeset
52 pd_nof_fpu_regs_reg_alloc = 32, // number of registers that are visible to register allocator
a61af66fc99e Initial load
duke
parents:
diff changeset
53 pd_nof_fpu_regs_linearscan = 32, // number of registers visible to linear scan
a61af66fc99e Initial load
duke
parents:
diff changeset
54 pd_first_fpu_reg = pd_nof_cpu_regs_frame_map,
a61af66fc99e Initial load
duke
parents:
diff changeset
55 pd_last_fpu_reg = pd_nof_cpu_regs_frame_map + pd_nof_fpu_regs_frame_map - 1,
a61af66fc99e Initial load
duke
parents:
diff changeset
56
a61af66fc99e Initial load
duke
parents:
diff changeset
57 pd_nof_xmm_regs_linearscan = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
58 pd_nof_caller_save_xmm_regs = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
59 pd_first_xmm_reg = -1,
a61af66fc99e Initial load
duke
parents:
diff changeset
60 pd_last_xmm_reg = -1
a61af66fc99e Initial load
duke
parents:
diff changeset
61 };
a61af66fc99e Initial load
duke
parents:
diff changeset
62
a61af66fc99e Initial load
duke
parents:
diff changeset
63
a61af66fc99e Initial load
duke
parents:
diff changeset
64 // for debug info: a float value in a register is saved in single precision by runtime stubs
a61af66fc99e Initial load
duke
parents:
diff changeset
65 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
66 pd_float_saved_as_double = false
a61af66fc99e Initial load
duke
parents:
diff changeset
67 };