Mercurial > hg > truffle

comparison src/cpu/x86/vm/register_x86.hpp @ 0:a61af66fc99e jdk7-b24

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
Initial load
author duke
date Sat, 01 Dec 2007 00:00:00 +0000
parents
children c18cbe5936b8
comparison
equal deleted inserted replaced
-1:000000000000 0:a61af66fc99e
1 /*
2 * Copyright 2000-2007 Sun Microsystems, Inc. All Rights Reserved.
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
4 *
5 * This code is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 only, as
7 * published by the Free Software Foundation.
8 *
9 * This code is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
12 * version 2 for more details (a copy is included in the LICENSE file that
13 * accompanied this code).
14 *
15 * You should have received a copy of the GNU General Public License version
16 * 2 along with this work; if not, write to the Free Software Foundation,
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
20 * CA 95054 USA or visit www.sun.com if you need additional information or
21 * have any questions.
22 *
23 */
24
25 class VMRegImpl;
26 typedef VMRegImpl* VMReg;
27
28 // Use Register as shortcut
29 class RegisterImpl;
30 typedef RegisterImpl* Register;
31
32
33 // The implementation of integer registers for the ia32 architecture
34 inline Register as_Register(int encoding) {
35 return (Register)(intptr_t) encoding;
36 }
37
38 class RegisterImpl: public AbstractRegisterImpl {
39 public:
40 enum {
41 #ifndef AMD64
42 number_of_registers = 8,
43 number_of_byte_registers = 4
44 #else
45 number_of_registers = 16,
46 number_of_byte_registers = 16
47 #endif // AMD64
48 };
49
50 // derived registers, offsets, and addresses
51 Register successor() const { return as_Register(encoding() + 1); }
52
53 // construction
54 inline friend Register as_Register(int encoding);
55
56 VMReg as_VMReg();
57
58 // accessors
59 int encoding() const { assert(is_valid(), "invalid register"); return (intptr_t)this; }
60 bool is_valid() const { return 0 <= (intptr_t)this && (intptr_t)this < number_of_registers; }
61 bool has_byte_register() const { return 0 <= (intptr_t)this && (intptr_t)this < number_of_byte_registers; }
62 const char* name() const;
63 };
64
65 // The integer registers of the ia32/amd64 architecture
66
67 CONSTANT_REGISTER_DECLARATION(Register, noreg, (-1));
68
69
70 CONSTANT_REGISTER_DECLARATION(Register, rax, (0));
71 CONSTANT_REGISTER_DECLARATION(Register, rcx, (1));
72 CONSTANT_REGISTER_DECLARATION(Register, rdx, (2));
73 CONSTANT_REGISTER_DECLARATION(Register, rbx, (3));
74 CONSTANT_REGISTER_DECLARATION(Register, rsp, (4));
75 CONSTANT_REGISTER_DECLARATION(Register, rbp, (5));
76 CONSTANT_REGISTER_DECLARATION(Register, rsi, (6));
77 CONSTANT_REGISTER_DECLARATION(Register, rdi, (7));
78 #ifdef AMD64
79 CONSTANT_REGISTER_DECLARATION(Register, r8, (8));
80 CONSTANT_REGISTER_DECLARATION(Register, r9, (9));
81 CONSTANT_REGISTER_DECLARATION(Register, r10, (10));
82 CONSTANT_REGISTER_DECLARATION(Register, r11, (11));
83 CONSTANT_REGISTER_DECLARATION(Register, r12, (12));
84 CONSTANT_REGISTER_DECLARATION(Register, r13, (13));
85 CONSTANT_REGISTER_DECLARATION(Register, r14, (14));
86 CONSTANT_REGISTER_DECLARATION(Register, r15, (15));
87 #endif // AMD64
88
89 // Use FloatRegister as shortcut
90 class FloatRegisterImpl;
91 typedef FloatRegisterImpl* FloatRegister;
92
93 inline FloatRegister as_FloatRegister(int encoding) {
94 return (FloatRegister)(intptr_t) encoding;
95 }
96
97 // The implementation of floating point registers for the ia32 architecture
98 class FloatRegisterImpl: public AbstractRegisterImpl {
99 public:
100 enum {
101 number_of_registers = 8
102 };
103
104 // construction
105 inline friend FloatRegister as_FloatRegister(int encoding);
106
107 VMReg as_VMReg();
108
109 // derived registers, offsets, and addresses
110 FloatRegister successor() const { return as_FloatRegister(encoding() + 1); }
111
112 // accessors
113 int encoding() const { assert(is_valid(), "invalid register"); return (intptr_t)this; }
114 bool is_valid() const { return 0 <= (intptr_t)this && (intptr_t)this < number_of_registers; }
115 const char* name() const;
116
117 };
118
119 // Use XMMRegister as shortcut
120 class XMMRegisterImpl;
121 typedef XMMRegisterImpl* XMMRegister;
122
123 // Use MMXRegister as shortcut
124 class MMXRegisterImpl;
125 typedef MMXRegisterImpl* MMXRegister;
126
127 inline XMMRegister as_XMMRegister(int encoding) {
128 return (XMMRegister)(intptr_t)encoding;
129 }
130
131 inline MMXRegister as_MMXRegister(int encoding) {
132 return (MMXRegister)(intptr_t)encoding;
133 }
134
135 // The implementation of XMM registers for the IA32 architecture
136 class XMMRegisterImpl: public AbstractRegisterImpl {
137 public:
138 enum {
139 #ifndef AMD64
140 number_of_registers = 8
141 #else
142 number_of_registers = 16
143 #endif // AMD64
144 };
145
146 // construction
147 friend XMMRegister as_XMMRegister(int encoding);
148
149 VMReg as_VMReg();
150
151 // derived registers, offsets, and addresses
152 XMMRegister successor() const { return as_XMMRegister(encoding() + 1); }
153
154 // accessors
155 int encoding() const { assert(is_valid(), "invalid register"); return (intptr_t)this; }
156 bool is_valid() const { return 0 <= (intptr_t)this && (intptr_t)this < number_of_registers; }
157 const char* name() const;
158 };
159
160
161 // The XMM registers, for P3 and up chips
162 CONSTANT_REGISTER_DECLARATION(XMMRegister, xnoreg , (-1));
163 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm0 , ( 0));
164 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm1 , ( 1));
165 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm2 , ( 2));
166 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm3 , ( 3));
167 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm4 , ( 4));
168 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm5 , ( 5));
169 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm6 , ( 6));
170 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm7 , ( 7));
171 #ifdef AMD64
172 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm8, (8));
173 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm9, (9));
174 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm10, (10));
175 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm11, (11));
176 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm12, (12));
177 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm13, (13));
178 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm14, (14));
179 CONSTANT_REGISTER_DECLARATION(XMMRegister, xmm15, (15));
180 #endif // AMD64
181
182 // Only used by the 32bit stubGenerator. These can't be described by vmreg and hence
183 // can't be described in oopMaps and therefore can't be used by the compilers (at least
184 // were deopt might wan't to see them).
185
186 // The MMX registers, for P3 and up chips
187 CONSTANT_REGISTER_DECLARATION(MMXRegister, mnoreg , (-1));
188 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx0 , ( 0));
189 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx1 , ( 1));
190 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx2 , ( 2));
191 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx3 , ( 3));
192 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx4 , ( 4));
193 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx5 , ( 5));
194 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx6 , ( 6));
195 CONSTANT_REGISTER_DECLARATION(MMXRegister, mmx7 , ( 7));
196
197
198 // Need to know the total number of registers of all sorts for SharedInfo.
199 // Define a class that exports it.
200 class ConcreteRegisterImpl : public AbstractRegisterImpl {
201 public:
202 enum {
203 // A big enough number for C2: all the registers plus flags
204 // This number must be large enough to cover REG_COUNT (defined by c2) registers.
205 // There is no requirement that any ordering here matches any ordering c2 gives
206 // it's optoregs.
207
208 number_of_registers = RegisterImpl::number_of_registers +
209 #ifdef AMD64
210 RegisterImpl::number_of_registers + // "H" half of a 64bit register
211 #endif // AMD64
212 2 * FloatRegisterImpl::number_of_registers +
213 2 * XMMRegisterImpl::number_of_registers +
214 1 // eflags
215 };
216
217 static const int max_gpr;
218 static const int max_fpr;
219 static const int max_xmm;
220
221 };