Mercurial > hg > truffle

comparison src/os_cpu/bsd_x86/vm/prefetch_bsd_x86.inline.hpp @ 3960:f08d439fab8c

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
7089790: integrate bsd-port changes Reviewed-by: kvn, twisti, jrose Contributed-by: Kurt Miller <kurt@intricatesoftware.com>, Greg Lewis <glewis@eyesbeyond.com>, Jung-uk Kim <jkim@freebsd.org>, Christos Zoulas <christos@zoulas.com>, Landon Fuller <landonf@plausible.coop>, The FreeBSD Foundation <board@freebsdfoundation.org>, Michael Franz <mvfranz@gmail.com>, Roger Hoover <rhoover@apple.com>, Alexander Strange <astrange@apple.com>
author never
date Sun, 25 Sep 2011 16:03:29 -0700
parents
children
comparison
equal deleted inserted replaced
3959:eda6988c0d81 3960:f08d439fab8c
1 /*
2 * Copyright (c) 2003, 2010, Oracle and/or its affiliates. All rights reserved.
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
4 *
5 * This code is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License version 2 only, as
7 * published by the Free Software Foundation.
8 *
9 * This code is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
12 * version 2 for more details (a copy is included in the LICENSE file that
13 * accompanied this code).
14 *
15 * You should have received a copy of the GNU General Public License version
16 * 2 along with this work; if not, write to the Free Software Foundation,
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
18 *
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
20 * or visit www.oracle.com if you need additional information or have any
21 * questions.
22 *
23 */
24
25 #ifndef OS_CPU_BSD_X86_VM_PREFETCH_BSD_X86_INLINE_HPP
26 #define OS_CPU_BSD_X86_VM_PREFETCH_BSD_X86_INLINE_HPP
27
28 #include "runtime/prefetch.hpp"
29
30
31 inline void Prefetch::read (void *loc, intx interval) {
32 #ifdef AMD64
33 __asm__ ("prefetcht0 (%0,%1,1)" : : "r" (loc), "r" (interval));
34 #endif // AMD64
35 }
36
37 inline void Prefetch::write(void *loc, intx interval) {
38 #ifdef AMD64
39
40 // Do not use the 3dnow prefetchw instruction. It isn't supported on em64t.
41 // __asm__ ("prefetchw (%0,%1,1)" : : "r" (loc), "r" (interval));
42 __asm__ ("prefetcht0 (%0,%1,1)" : : "r" (loc), "r" (interval));
43
44 #endif // AMD64
45 }
46
47 #endif // OS_CPU_BSD_X86_VM_PREFETCH_BSD_X86_INLINE_HPP