Mercurial > hg > truffle
diff src/os_cpu/solaris_sparc/vm/solaris_sparc.il @ 0:a61af66fc99e jdk7-b24
Initial load
author | duke |
---|---|
date | Sat, 01 Dec 2007 00:00:00 +0000 |
parents | |
children | c18cbe5936b8 |
line wrap: on
line diff
--- /dev/null Thu Jan 01 00:00:00 1970 +0000 +++ b/src/os_cpu/solaris_sparc/vm/solaris_sparc.il Sat Dec 01 00:00:00 2007 +0000 @@ -0,0 +1,297 @@ +// +// Copyright 2002-2005 Sun Microsystems, Inc. All Rights Reserved. +// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. +// +// This code is free software; you can redistribute it and/or modify it +// under the terms of the GNU General Public License version 2 only, as +// published by the Free Software Foundation. +// +// This code is distributed in the hope that it will be useful, but WITHOUT +// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or +// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License +// version 2 for more details (a copy is included in the LICENSE file that +// accompanied this code). +// +// You should have received a copy of the GNU General Public License version +// 2 along with this work; if not, write to the Free Software Foundation, +// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. +// +// Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, +// CA 95054 USA or visit www.sun.com if you need additional information or +// have any questions. +// +// + + // Get the raw thread ID from %g7 + + .inline _raw_thread_id, 0 + .register %g7,#scratch + .volatile + mov %g7, %o0 + .nonvolatile + .end + + + // Clear SPARC fprs.FEF DU and DL bits -- + // allows the kernel to avoid saving FPU state at context-switch time. + // Use for state-transition points (into _thread_blocked) or when + // parking. + + .inline _mark_fpu_nosave, 0 + .volatile + wr %g0, 0, %fprs + .nonvolatile + .end + + // Support for jint Atomic::xchg(jint exchange_value, volatile jint* dest). + // + // Arguments: + // exchange_value: O0 + // dest: O1 + // + // Results: + // O0: the value previously stored in dest + + .inline _Atomic_swap32, 2 + .volatile + swap [%o1],%o0 + .nonvolatile + .end + + + // Support for intptr_t Atomic::xchg_ptr(intptr_t exchange_value, volatile intptr_t * dest). + // + // 64-bit + // + // Arguments: + // exchange_value: O0 + // dest: O1 + // + // Results: + // O0: the value previously stored in dest + + .inline _Atomic_swap64, 2 + .volatile + 1: + mov %o0, %o3 + ldx [%o1], %o2 + casx [%o1], %o2, %o3 + cmp %o2, %o3 + bne %xcc, 1b + nop + mov %o2, %o0 + .nonvolatile + .end + + + // Support for jint Atomic::cmpxchg(jint exchange_value, + // volatile jint* dest, + // jint compare_value) + // + // Arguments: + // exchange_value: O0 + // dest: O1 + // compare_value: O2 + // + // Results: + // O0: the value previously stored in dest + + .inline _Atomic_cas32, 3 + .volatile + cas [%o1], %o2, %o0 + .nonvolatile + .end + + + // Support for intptr_t Atomic::cmpxchg_ptr(intptr_t exchange_value, + // volatile intptr_t* dest, + // intptr_t compare_value) + // + // 64-bit + // + // Arguments: + // exchange_value: O0 + // dest: O1 + // compare_value: O2 + // + // Results: + // O0: the value previously stored in dest + + .inline _Atomic_cas64, 3 + .volatile + casx [%o1], %o2, %o0 + .nonvolatile + .end + + + // Support for jlong Atomic::cmpxchg(jlong exchange_value, + // volatile jlong* dest, + // jlong compare_value) + // + // 32-bit calling conventions + // + // Arguments: + // exchange_value: O1:O0 + // dest: O2 + // compare_value: O4:O3 + // + // Results: + // O1:O0: the value previously stored in dest + + .inline _Atomic_casl, 3 + .volatile + sllx %o0, 32, %o0 + srl %o1, 0, %o1 + or %o0,%o1,%o0 + sllx %o3, 32, %o3 + srl %o4, 0, %o4 + or %o3,%o4,%o3 + casx [%o2], %o3, %o0 + srl %o0, 0, %o1 + srlx %o0, 32, %o0 + .nonvolatile + .end + + + // Support for jint Atomic::add(jint add_value, volatile jint* dest). + // + // Arguments: + // add_value: O0 (e.g., +1 or -1) + // dest: O1 + // + // Results: + // O0: the new value stored in dest + // + // Overwrites O3 + + .inline _Atomic_add32, 2 + .volatile + 2: + ld [%o1], %o2 + add %o0, %o2, %o3 + cas [%o1], %o2, %o3 + cmp %o2, %o3 + bne 2b + nop + add %o0, %o2, %o0 + .nonvolatile + .end + + + // Support for intptr_t Atomic::add_ptr(intptr_t add_value, volatile intptr_t* dest) + // + // 64-bit + // + // Arguments: + // add_value: O0 (e.g., +1 or -1) + // dest: O1 + // + // Results: + // O0: the new value stored in dest + // + // Overwrites O3 + + .inline _Atomic_add64, 2 + .volatile + 3: + ldx [%o1], %o2 + add %o0, %o2, %o3 + casx [%o1], %o2, %o3 + cmp %o2, %o3 + bne %xcc, 3b + nop + add %o0, %o2, %o0 + .nonvolatile + .end + + + // Support for void OrderAccess::acquire() + // The method is intentionally empty. + // It exists for the sole purpose of generating + // a C/C++ sequence point over which the compiler won't + // reorder code. + + .inline _OrderAccess_acquire,0 + .volatile + .nonvolatile + .end + + + // Support for void OrderAccess::fence() + + .inline _OrderAccess_fence,0 + .volatile + membar #StoreLoad + .nonvolatile + .end + + + // Support for void Prefetch::read(void *loc, intx interval) + // + // Prefetch for several reads. + + .inline _Prefetch_read, 2 + .volatile + prefetch [%o0+%o1], 0 + .nonvolatile + .end + + + // Support for void Prefetch::write(void *loc, intx interval) + // + // Prefetch for several writes. + + .inline _Prefetch_write, 2 + .volatile + prefetch [%o0+%o1], 2 + .nonvolatile + .end + + + // Support for void Copy::conjoint_jlongs_atomic(jlong* from, jlong* to, size_t count) + // + // 32-bit + // + // Arguments: + // from: O0 + // to: O1 + // count: O2 treated as signed + // + // Clobbers: + // long_value: O2, O3 + // count: O4 + // + // if (from > to) { + // while (--count >= 0) { + // *to++ = *from++; + // } + // } else { + // while (--count >= 0) { + // to[count] = from[count]; + // } + // } + .inline _Copy_conjoint_jlongs_atomic, 3 + .volatile + cmp %o0, %o1 + bleu 4f + sll %o2, 3, %o4 + ba 2f + 1: + subcc %o4, 8, %o4 + std %o2, [%o1] + add %o0, 8, %o0 + add %o1, 8, %o1 + 2: + bge,a 1b + ldd [%o0], %o2 + ba 5f + nop + 3: + std %o2, [%o1+%o4] + 4: + subcc %o4, 8, %o4 + bge,a 3b + ldd [%o0+%o4], %o2 + 5: + .nonvolatile + .end