diff src/os_cpu/windows_x86/vm/os_windows_x86.hpp @ 0:a61af66fc99e jdk7-b24

Initial load
author duke
date Sat, 01 Dec 2007 00:00:00 +0000
parents
children d0994e5bebce
line wrap: on
line diff
--- /dev/null	Thu Jan 01 00:00:00 1970 +0000
+++ b/src/os_cpu/windows_x86/vm/os_windows_x86.hpp	Sat Dec 01 00:00:00 2007 +0000
@@ -0,0 +1,63 @@
+/*
+ * Copyright 1999-2004 Sun Microsystems, Inc.  All Rights Reserved.
+ * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
+ *
+ * This code is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 only, as
+ * published by the Free Software Foundation.
+ *
+ * This code is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
+ * version 2 for more details (a copy is included in the LICENSE file that
+ * accompanied this code).
+ *
+ * You should have received a copy of the GNU General Public License version
+ * 2 along with this work; if not, write to the Free Software Foundation,
+ * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
+ *
+ * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
+ * CA 95054 USA or visit www.sun.com if you need additional information or
+ * have any questions.
+ *
+ */
+
+  //
+  // NOTE: we are back in class os here, not win32
+  //
+#ifdef AMD64
+  static jint      (*atomic_xchg_func)          (jint,      volatile jint*);
+  static intptr_t  (*atomic_xchg_ptr_func)      (intptr_t,  volatile intptr_t*);
+
+  static jint      (*atomic_cmpxchg_func)       (jint,      volatile jint*,  jint);
+  static jlong     (*atomic_cmpxchg_long_func)  (jlong,     volatile jlong*, jlong);
+
+  static jint      (*atomic_add_func)           (jint,      volatile jint*);
+  static intptr_t  (*atomic_add_ptr_func)       (intptr_t,  volatile intptr_t*);
+
+  static void      (*fence_func)                ();
+
+
+  static jint      atomic_xchg_bootstrap        (jint,      volatile jint*);
+  static intptr_t  atomic_xchg_ptr_bootstrap    (intptr_t,  volatile intptr_t*);
+
+  static jint      atomic_cmpxchg_bootstrap     (jint,      volatile jint*,  jint);
+#else
+
+  static jlong (*atomic_cmpxchg_long_func)  (jlong, volatile jlong*, jlong);
+
+#endif // AMD64
+
+  static jlong atomic_cmpxchg_long_bootstrap(jlong, volatile jlong*, jlong);
+
+#ifdef AMD64
+  static jint      atomic_add_bootstrap         (jint,      volatile jint*);
+  static intptr_t  atomic_add_ptr_bootstrap     (intptr_t,  volatile intptr_t*);
+
+  static void      fence_bootstrap              ();
+#endif // AMD64
+
+  static void setup_fpu();
+  static bool supports_sse() { return true; }
+
+  static bool      register_code_area(char *low, char *high);