Mercurial > hg > truffle
view src/share/vm/c1/c1_Defs.hpp @ 6862:8a5ea0a9ccc4
7127708: G1: change task num types from int to uint in concurrent mark
Summary: Change the type of various task num fields, parameters etc to unsigned and rename them to be more consistent with the other collectors. Code changes were also reviewed by Vitaly Davidovich.
Reviewed-by: johnc
Contributed-by: Kaushik Srenevasan <kaushik@twitter.com>
author | johnc |
---|---|
date | Sat, 06 Oct 2012 01:17:44 -0700 |
parents | 1d1603768966 |
children |
line wrap: on
line source
/* * Copyright (c) 2000, 2011, Oracle and/or its affiliates. All rights reserved. * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. * * This code is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 only, as * published by the Free Software Foundation. * * This code is distributed in the hope that it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License * version 2 for more details (a copy is included in the LICENSE file that * accompanied this code). * * You should have received a copy of the GNU General Public License version * 2 along with this work; if not, write to the Free Software Foundation, * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. * * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA * or visit www.oracle.com if you need additional information or have any * questions. * */ #ifndef SHARE_VM_C1_C1_DEFS_HPP #define SHARE_VM_C1_C1_DEFS_HPP #include "utilities/globalDefinitions.hpp" #ifdef TARGET_ARCH_x86 # include "register_x86.hpp" #endif #ifdef TARGET_ARCH_sparc # include "register_sparc.hpp" #endif #ifdef TARGET_ARCH_zero # include "register_zero.hpp" #endif #ifdef TARGET_ARCH_arm # include "register_arm.hpp" #endif #ifdef TARGET_ARCH_ppc # include "register_ppc.hpp" #endif // set frame size and return address offset to these values in blobs // (if the compiled frame uses ebp as link pointer on IA; otherwise, // the frame size must be fixed) enum { no_frame_size = -1 }; #ifdef TARGET_ARCH_x86 # include "c1_Defs_x86.hpp" #endif #ifdef TARGET_ARCH_sparc # include "c1_Defs_sparc.hpp" #endif #ifdef TARGET_ARCH_arm # include "c1_Defs_arm.hpp" #endif #ifdef TARGET_ARCH_ppc # include "c1_Defs_ppc.hpp" #endif // native word offsets from memory address enum { lo_word_offset_in_bytes = pd_lo_word_offset_in_bytes, hi_word_offset_in_bytes = pd_hi_word_offset_in_bytes }; // the processor may require explicit rounding operations to implement the strictFP mode enum { strict_fp_requires_explicit_rounding = pd_strict_fp_requires_explicit_rounding }; // for debug info: a float value in a register may be saved in double precision by runtime stubs enum { float_saved_as_double = pd_float_saved_as_double }; #endif // SHARE_VM_C1_C1_DEFS_HPP