Mercurial > hg > truffle
view graal/com.oracle.graal.lir.amd64/src/com/oracle/graal/lir/amd64/AMD64BitScanOp.java @ 6512:edea9ba7ac7b
Windows-specific fix for mx.
author | Christian Haeubl <haeubl@ssw.jku.at> |
---|---|
date | Fri, 05 Oct 2012 09:48:01 +0200 |
parents | 16d1411409b4 |
children | 4afe23aa0a00 |
line wrap: on
line source
/* * Copyright (c) 2012, 2012, Oracle and/or its affiliates. All rights reserved. * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. * * This code is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 only, as * published by the Free Software Foundation. * * This code is distributed in the hope that it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License * version 2 for more details (a copy is included in the LICENSE file that * accompanied this code). * * You should have received a copy of the GNU General Public License version * 2 along with this work; if not, write to the Free Software Foundation, * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. * * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA * or visit www.oracle.com if you need additional information or have any * questions. */ package com.oracle.graal.lir.amd64; import com.oracle.graal.api.code.*; import com.oracle.graal.api.meta.*; import com.oracle.graal.lir.asm.*; import com.oracle.max.asm.amd64.*; public class AMD64BitScanOp extends AMD64LIRInstruction { public enum IntrinsicOpcode { IBSR, LBSR, BSF; } @Opcode private final IntrinsicOpcode opcode; @Def protected Value result; @Use({OperandFlag.REG, OperandFlag.ADDR}) protected Value input; public AMD64BitScanOp(IntrinsicOpcode opcode, Value result, Value input) { this.opcode = opcode; this.result = result; this.input = input; } @Override public void emitCode(TargetMethodAssembler tasm, AMD64MacroAssembler masm) { Register dst = ValueUtil.asIntReg(result); if (ValueUtil.isAddress(input)) { Address src = ValueUtil.asAddress(input); switch(opcode) { case BSF: masm.bsfq(dst, src); break; case IBSR: masm.bsrl(dst, src); break; case LBSR: masm.bsrq(dst, src); break; } } else { Register src = ValueUtil.asRegister(input); switch(opcode) { case BSF: masm.bsfq(dst, src); break; case IBSR: masm.bsrl(dst, src); break; case LBSR: masm.bsrq(dst, src); break; } } } }