001/*
002 * Copyright (c) 2011, 2011, Oracle and/or its affiliates. All rights reserved.
003 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
004 *
005 * This code is free software; you can redistribute it and/or modify it
006 * under the terms of the GNU General Public License version 2 only, as
007 * published by the Free Software Foundation.
008 *
009 * This code is distributed in the hope that it will be useful, but WITHOUT
010 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
011 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
012 * version 2 for more details (a copy is included in the LICENSE file that
013 * accompanied this code).
014 *
015 * You should have received a copy of the GNU General Public License version
016 * 2 along with this work; if not, write to the Free Software Foundation,
017 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
018 *
019 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
020 * or visit www.oracle.com if you need additional information or have any
021 * questions.
022 */
023package jdk.internal.jvmci.code;
024
025/**
026 * Constants and intrinsic definition for memory barriers.
027 *
028 * The documentation for each constant is taken from Doug Lea's <a
029 * href="http://gee.cs.oswego.edu/dl/jmm/cookbook.html">The JSR-133 Cookbook for Compiler
030 * Writers</a>.
031 * <p>
032 * The {@code JMM_*} constants capture the memory barriers necessary to implement the Java Memory
033 * Model with respect to volatile field accesses. Their values are explained by this comment from
034 * templateTable_i486.cpp in the HotSpot source code:
035 *
036 * <pre>
037 * Volatile variables demand their effects be made known to all CPU's in
038 * order.  Store buffers on most chips allow reads &amp; writes to reorder; the
039 * JMM's ReadAfterWrite.java test fails in -Xint mode without some kind of
040 * memory barrier (i.e., it's not sufficient that the interpreter does not
041 * reorder volatile references, the hardware also must not reorder them).
042 *
043 * According to the new Java Memory Model (JMM):
044 * (1) All volatiles are serialized wrt to each other.
045 * ALSO reads &amp; writes act as acquire &amp; release, so:
046 * (2) A read cannot let unrelated NON-volatile memory refs that happen after
047 * the read float up to before the read.  It's OK for non-volatile memory refs
048 * that happen before the volatile read to float down below it.
049 * (3) Similarly, a volatile write cannot let unrelated NON-volatile memory refs
050 * that happen BEFORE the write float down to after the write.  It's OK for
051 * non-volatile memory refs that happen after the volatile write to float up
052 * before it.
053 *
054 * We only put in barriers around volatile refs (they are expensive), not
055 * _between_ memory refs (which would require us to track the flavor of the
056 * previous memory refs).  Requirements (2) and (3) require some barriers
057 * before volatile stores and after volatile loads.  These nearly cover
058 * requirement (1) but miss the volatile-store-volatile-load case.  This final
059 * case is placed after volatile-stores although it could just as well go
060 * before volatile-loads.
061 * </pre>
062 */
063public class MemoryBarriers {
064
065    /**
066     * The sequence {@code Load1; LoadLoad; Load2} ensures that {@code Load1}'s data are loaded
067     * before data accessed by {@code Load2} and all subsequent load instructions are loaded. In
068     * general, explicit {@code LoadLoad} barriers are needed on processors that perform speculative
069     * loads and/or out-of-order processing in which waiting load instructions can bypass waiting
070     * stores. On processors that guarantee to always preserve load ordering, these barriers amount
071     * to no-ops.
072     */
073    public static final int LOAD_LOAD = 0x0001;
074
075    /**
076     * The sequence {@code Load1; LoadStore; Store2} ensures that {@code Load1}'s data are loaded
077     * before all data associated with {@code Store2} and subsequent store instructions are flushed.
078     * {@code LoadStore} barriers are needed only on those out-of-order processors in which waiting
079     * store instructions can bypass loads.
080     */
081    public static final int LOAD_STORE = 0x0002;
082
083    /**
084     * The sequence {@code Store1; StoreLoad; Load2} ensures that {@code Store1}'s data are made
085     * visible to other processors (i.e., flushed to main memory) before data accessed by
086     * {@code Load2} and all subsequent load instructions are loaded. {@code StoreLoad} barriers
087     * protect against a subsequent load incorrectly using {@code Store1}'s data value rather than
088     * that from a more recent store to the same location performed by a different processor.
089     * Because of this, on the processors discussed below, a {@code StoreLoad} is strictly necessary
090     * only for separating stores from subsequent loads of the same location(s) as were stored
091     * before the barrier. {@code StoreLoad} barriers are needed on nearly all recent
092     * multiprocessors, and are usually the most expensive kind. Part of the reason they are
093     * expensive is that they must disable mechanisms that ordinarily bypass cache to satisfy loads
094     * from write-buffers. This might be implemented by letting the buffer fully flush, among other
095     * possible stalls.
096     */
097    public static final int STORE_LOAD = 0x0004;
098
099    /**
100     * The sequence {@code Store1; StoreStore; Store2} ensures that {@code Store1}'s data are
101     * visible to other processors (i.e., flushed to memory) before the data associated with
102     * {@code Store2} and all subsequent store instructions. In general, {@code StoreStore} barriers
103     * are needed on processors that do not otherwise guarantee strict ordering of flushes from
104     * write buffers and/or caches to other processors or main memory.
105     */
106    public static final int STORE_STORE = 0x0008;
107
108    public static final int JMM_PRE_VOLATILE_WRITE = LOAD_STORE | STORE_STORE;
109    public static final int JMM_POST_VOLATILE_WRITE = STORE_LOAD | STORE_STORE;
110    public static final int JMM_PRE_VOLATILE_READ = 0;
111    public static final int JMM_POST_VOLATILE_READ = LOAD_LOAD | LOAD_STORE;
112
113    public static String barriersString(int barriers) {
114        StringBuilder sb = new StringBuilder();
115        sb.append((barriers & LOAD_LOAD) != 0 ? "LOAD_LOAD " : "");
116        sb.append((barriers & LOAD_STORE) != 0 ? "LOAD_STORE " : "");
117        sb.append((barriers & STORE_LOAD) != 0 ? "STORE_LOAD " : "");
118        sb.append((barriers & STORE_STORE) != 0 ? "STORE_STORE " : "");
119        return sb.toString().trim();
120    }
121}