Mercurial > hg > graal-compiler
annotate src/cpu/sparc/vm/assembler_sparc.hpp @ 3946:0db80d8e77fc jdk8-b06
Added tag jdk8-b05 for changeset dce7d24674f4
author | schien |
---|---|
date | Thu, 15 Sep 2011 18:53:14 -0700 |
parents | 1af104d6cf99 |
children | 4fe626cbf0bf baf763f388e6 |
rev | line source |
---|---|
0 | 1 /* |
2100
b1a2afa37ec4
7003271: Hotspot should track cumulative Java heap bytes allocated on a per-thread basis
phh
parents:
2008
diff
changeset
|
2 * Copyright (c) 1997, 2011, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1547
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1547
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1547
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
1972 | 25 #ifndef CPU_SPARC_VM_ASSEMBLER_SPARC_HPP |
26 #define CPU_SPARC_VM_ASSEMBLER_SPARC_HPP | |
27 | |
0 | 28 class BiasedLockingCounters; |
29 | |
30 // <sys/trap.h> promises that the system will not use traps 16-31 | |
31 #define ST_RESERVED_FOR_USER_0 0x10 | |
32 | |
33 /* Written: David Ungar 4/19/97 */ | |
34 | |
35 // Contains all the definitions needed for sparc assembly code generation. | |
36 | |
37 // Register aliases for parts of the system: | |
38 | |
39 // 64 bit values can be kept in g1-g5, o1-o5 and o7 and all 64 bits are safe | |
40 // across context switches in V8+ ABI. Of course, there are no 64 bit regs | |
41 // in V8 ABI. All 64 bits are preserved in V9 ABI for all registers. | |
42 | |
43 // g2-g4 are scratch registers called "application globals". Their | |
44 // meaning is reserved to the "compilation system"--which means us! | |
45 // They are are not supposed to be touched by ordinary C code, although | |
46 // highly-optimized C code might steal them for temps. They are safe | |
47 // across thread switches, and the ABI requires that they be safe | |
48 // across function calls. | |
49 // | |
50 // g1 and g3 are touched by more modules. V8 allows g1 to be clobbered | |
51 // across func calls, and V8+ also allows g5 to be clobbered across | |
52 // func calls. Also, g1 and g5 can get touched while doing shared | |
53 // library loading. | |
54 // | |
55 // We must not touch g7 (it is the thread-self register) and g6 is | |
56 // reserved for certain tools. g0, of course, is always zero. | |
57 // | |
58 // (Sources: SunSoft Compilers Group, thread library engineers.) | |
59 | |
60 // %%%% The interpreter should be revisited to reduce global scratch regs. | |
61 | |
62 // This global always holds the current JavaThread pointer: | |
63 | |
64 REGISTER_DECLARATION(Register, G2_thread , G2); | |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
65 REGISTER_DECLARATION(Register, G6_heapbase , G6); |
0 | 66 |
67 // The following globals are part of the Java calling convention: | |
68 | |
69 REGISTER_DECLARATION(Register, G5_method , G5); | |
70 REGISTER_DECLARATION(Register, G5_megamorphic_method , G5_method); | |
71 REGISTER_DECLARATION(Register, G5_inline_cache_reg , G5_method); | |
72 | |
73 // The following globals are used for the new C1 & interpreter calling convention: | |
74 REGISTER_DECLARATION(Register, Gargs , G4); // pointing to the last argument | |
75 | |
76 // This local is used to preserve G2_thread in the interpreter and in stubs: | |
77 REGISTER_DECLARATION(Register, L7_thread_cache , L7); | |
78 | |
79 // These globals are used as scratch registers in the interpreter: | |
80 | |
81 REGISTER_DECLARATION(Register, Gframe_size , G1); // SAME REG as G1_scratch | |
82 REGISTER_DECLARATION(Register, G1_scratch , G1); // also SAME | |
83 REGISTER_DECLARATION(Register, G3_scratch , G3); | |
84 REGISTER_DECLARATION(Register, G4_scratch , G4); | |
85 | |
86 // These globals are used as short-lived scratch registers in the compiler: | |
87 | |
88 REGISTER_DECLARATION(Register, Gtemp , G5); | |
89 | |
710 | 90 // JSR 292 fixed register usages: |
91 REGISTER_DECLARATION(Register, G5_method_type , G5); | |
92 REGISTER_DECLARATION(Register, G3_method_handle , G3); | |
1564 | 93 REGISTER_DECLARATION(Register, L7_mh_SP_save , L7); |
710 | 94 |
0 | 95 // The compiler requires that G5_megamorphic_method is G5_inline_cache_klass, |
96 // because a single patchable "set" instruction (NativeMovConstReg, | |
97 // or NativeMovConstPatching for compiler1) instruction | |
98 // serves to set up either quantity, depending on whether the compiled | |
99 // call site is an inline cache or is megamorphic. See the function | |
100 // CompiledIC::set_to_megamorphic. | |
101 // | |
710 | 102 // If a inline cache targets an interpreted method, then the |
103 // G5 register will be used twice during the call. First, | |
104 // the call site will be patched to load a compiledICHolder | |
105 // into G5. (This is an ordered pair of ic_klass, method.) | |
106 // The c2i adapter will first check the ic_klass, then load | |
107 // G5_method with the method part of the pair just before | |
108 // jumping into the interpreter. | |
0 | 109 // |
110 // Note that G5_method is only the method-self for the interpreter, | |
111 // and is logically unrelated to G5_megamorphic_method. | |
112 // | |
113 // Invariants on G2_thread (the JavaThread pointer): | |
114 // - it should not be used for any other purpose anywhere | |
115 // - it must be re-initialized by StubRoutines::call_stub() | |
116 // - it must be preserved around every use of call_VM | |
117 | |
118 // We can consider using g2/g3/g4 to cache more values than the | |
119 // JavaThread, such as the card-marking base or perhaps pointers into | |
120 // Eden. It's something of a waste to use them as scratch temporaries, | |
121 // since they are not supposed to be volatile. (Of course, if we find | |
122 // that Java doesn't benefit from application globals, then we can just | |
123 // use them as ordinary temporaries.) | |
124 // | |
125 // Since g1 and g5 (and/or g6) are the volatile (caller-save) registers, | |
126 // it makes sense to use them routinely for procedure linkage, | |
127 // whenever the On registers are not applicable. Examples: G5_method, | |
128 // G5_inline_cache_klass, and a double handful of miscellaneous compiler | |
129 // stubs. This means that compiler stubs, etc., should be kept to a | |
130 // maximum of two or three G-register arguments. | |
131 | |
132 | |
133 // stub frames | |
134 | |
135 REGISTER_DECLARATION(Register, Lentry_args , L0); // pointer to args passed to callee (interpreter) not stub itself | |
136 | |
137 // Interpreter frames | |
138 | |
139 #ifdef CC_INTERP | |
140 REGISTER_DECLARATION(Register, Lstate , L0); // interpreter state object pointer | |
141 REGISTER_DECLARATION(Register, L1_scratch , L1); // scratch | |
142 REGISTER_DECLARATION(Register, Lmirror , L1); // mirror (for native methods only) | |
143 REGISTER_DECLARATION(Register, L2_scratch , L2); | |
144 REGISTER_DECLARATION(Register, L3_scratch , L3); | |
145 REGISTER_DECLARATION(Register, L4_scratch , L4); | |
146 REGISTER_DECLARATION(Register, Lscratch , L5); // C1 uses | |
147 REGISTER_DECLARATION(Register, Lscratch2 , L6); // C1 uses | |
148 REGISTER_DECLARATION(Register, L7_scratch , L7); // constant pool cache | |
149 REGISTER_DECLARATION(Register, O5_savedSP , O5); | |
150 REGISTER_DECLARATION(Register, I5_savedSP , I5); // Saved SP before bumping for locals. This is simply | |
151 // a copy SP, so in 64-bit it's a biased value. The bias | |
152 // is added and removed as needed in the frame code. | |
153 // Interface to signature handler | |
154 REGISTER_DECLARATION(Register, Llocals , L7); // pointer to locals for signature handler | |
155 REGISTER_DECLARATION(Register, Lmethod , L6); // methodOop when calling signature handler | |
156 | |
157 #else | |
158 REGISTER_DECLARATION(Register, Lesp , L0); // expression stack pointer | |
159 REGISTER_DECLARATION(Register, Lbcp , L1); // pointer to next bytecode | |
160 REGISTER_DECLARATION(Register, Lmethod , L2); | |
161 REGISTER_DECLARATION(Register, Llocals , L3); | |
162 REGISTER_DECLARATION(Register, Largs , L3); // pointer to locals for signature handler | |
163 // must match Llocals in asm interpreter | |
164 REGISTER_DECLARATION(Register, Lmonitors , L4); | |
165 REGISTER_DECLARATION(Register, Lbyte_code , L5); | |
166 // When calling out from the interpreter we record SP so that we can remove any extra stack | |
167 // space allocated during adapter transitions. This register is only live from the point | |
168 // of the call until we return. | |
169 REGISTER_DECLARATION(Register, Llast_SP , L5); | |
170 REGISTER_DECLARATION(Register, Lscratch , L5); | |
171 REGISTER_DECLARATION(Register, Lscratch2 , L6); | |
172 REGISTER_DECLARATION(Register, LcpoolCache , L6); // constant pool cache | |
173 | |
174 REGISTER_DECLARATION(Register, O5_savedSP , O5); | |
175 REGISTER_DECLARATION(Register, I5_savedSP , I5); // Saved SP before bumping for locals. This is simply | |
176 // a copy SP, so in 64-bit it's a biased value. The bias | |
177 // is added and removed as needed in the frame code. | |
178 REGISTER_DECLARATION(Register, IdispatchTables , I4); // Base address of the bytecode dispatch tables | |
179 REGISTER_DECLARATION(Register, IdispatchAddress , I3); // Register which saves the dispatch address for each bytecode | |
180 REGISTER_DECLARATION(Register, ImethodDataPtr , I2); // Pointer to the current method data | |
181 #endif /* CC_INTERP */ | |
182 | |
183 // NOTE: Lscratch2 and LcpoolCache point to the same registers in | |
184 // the interpreter code. If Lscratch2 needs to be used for some | |
185 // purpose than LcpoolCache should be restore after that for | |
186 // the interpreter to work right | |
187 // (These assignments must be compatible with L7_thread_cache; see above.) | |
188 | |
189 // Since Lbcp points into the middle of the method object, | |
190 // it is temporarily converted into a "bcx" during GC. | |
191 | |
192 // Exception processing | |
193 // These registers are passed into exception handlers. | |
194 // All exception handlers require the exception object being thrown. | |
195 // In addition, an nmethod's exception handler must be passed | |
196 // the address of the call site within the nmethod, to allow | |
197 // proper selection of the applicable catch block. | |
198 // (Interpreter frames use their own bcp() for this purpose.) | |
199 // | |
200 // The Oissuing_pc value is not always needed. When jumping to a | |
201 // handler that is known to be interpreted, the Oissuing_pc value can be | |
202 // omitted. An actual catch block in compiled code receives (from its | |
203 // nmethod's exception handler) the thrown exception in the Oexception, | |
204 // but it doesn't need the Oissuing_pc. | |
205 // | |
206 // If an exception handler (either interpreted or compiled) | |
207 // discovers there is no applicable catch block, it updates | |
208 // the Oissuing_pc to the continuation PC of its own caller, | |
209 // pops back to that caller's stack frame, and executes that | |
210 // caller's exception handler. Obviously, this process will | |
211 // iterate until the control stack is popped back to a method | |
212 // containing an applicable catch block. A key invariant is | |
213 // that the Oissuing_pc value is always a value local to | |
214 // the method whose exception handler is currently executing. | |
215 // | |
216 // Note: The issuing PC value is __not__ a raw return address (I7 value). | |
217 // It is a "return pc", the address __following__ the call. | |
218 // Raw return addresses are converted to issuing PCs by frame::pc(), | |
219 // or by stubs. Issuing PCs can be used directly with PC range tables. | |
220 // | |
221 REGISTER_DECLARATION(Register, Oexception , O0); // exception being thrown | |
222 REGISTER_DECLARATION(Register, Oissuing_pc , O1); // where the exception is coming from | |
223 | |
224 | |
225 // These must occur after the declarations above | |
226 #ifndef DONT_USE_REGISTER_DEFINES | |
227 | |
228 #define Gthread AS_REGISTER(Register, Gthread) | |
229 #define Gmethod AS_REGISTER(Register, Gmethod) | |
230 #define Gmegamorphic_method AS_REGISTER(Register, Gmegamorphic_method) | |
231 #define Ginline_cache_reg AS_REGISTER(Register, Ginline_cache_reg) | |
232 #define Gargs AS_REGISTER(Register, Gargs) | |
233 #define Lthread_cache AS_REGISTER(Register, Lthread_cache) | |
234 #define Gframe_size AS_REGISTER(Register, Gframe_size) | |
235 #define Gtemp AS_REGISTER(Register, Gtemp) | |
236 | |
237 #ifdef CC_INTERP | |
238 #define Lstate AS_REGISTER(Register, Lstate) | |
239 #define Lesp AS_REGISTER(Register, Lesp) | |
240 #define L1_scratch AS_REGISTER(Register, L1_scratch) | |
241 #define Lmirror AS_REGISTER(Register, Lmirror) | |
242 #define L2_scratch AS_REGISTER(Register, L2_scratch) | |
243 #define L3_scratch AS_REGISTER(Register, L3_scratch) | |
244 #define L4_scratch AS_REGISTER(Register, L4_scratch) | |
245 #define Lscratch AS_REGISTER(Register, Lscratch) | |
246 #define Lscratch2 AS_REGISTER(Register, Lscratch2) | |
247 #define L7_scratch AS_REGISTER(Register, L7_scratch) | |
248 #define Ostate AS_REGISTER(Register, Ostate) | |
249 #else | |
250 #define Lesp AS_REGISTER(Register, Lesp) | |
251 #define Lbcp AS_REGISTER(Register, Lbcp) | |
252 #define Lmethod AS_REGISTER(Register, Lmethod) | |
253 #define Llocals AS_REGISTER(Register, Llocals) | |
254 #define Lmonitors AS_REGISTER(Register, Lmonitors) | |
255 #define Lbyte_code AS_REGISTER(Register, Lbyte_code) | |
256 #define Lscratch AS_REGISTER(Register, Lscratch) | |
257 #define Lscratch2 AS_REGISTER(Register, Lscratch2) | |
258 #define LcpoolCache AS_REGISTER(Register, LcpoolCache) | |
259 #endif /* ! CC_INTERP */ | |
260 | |
261 #define Lentry_args AS_REGISTER(Register, Lentry_args) | |
262 #define I5_savedSP AS_REGISTER(Register, I5_savedSP) | |
263 #define O5_savedSP AS_REGISTER(Register, O5_savedSP) | |
264 #define IdispatchAddress AS_REGISTER(Register, IdispatchAddress) | |
265 #define ImethodDataPtr AS_REGISTER(Register, ImethodDataPtr) | |
266 #define IdispatchTables AS_REGISTER(Register, IdispatchTables) | |
267 | |
268 #define Oexception AS_REGISTER(Register, Oexception) | |
269 #define Oissuing_pc AS_REGISTER(Register, Oissuing_pc) | |
270 | |
271 | |
272 #endif | |
273 | |
274 // Address is an abstraction used to represent a memory location. | |
275 // | |
276 // Note: A register location is represented via a Register, not | |
277 // via an address for efficiency & simplicity reasons. | |
278 | |
279 class Address VALUE_OBJ_CLASS_SPEC { | |
280 private: | |
727 | 281 Register _base; // Base register. |
282 RegisterOrConstant _index_or_disp; // Index register or constant displacement. | |
283 RelocationHolder _rspec; | |
284 | |
285 public: | |
286 Address() : _base(noreg), _index_or_disp(noreg) {} | |
287 | |
288 Address(Register base, RegisterOrConstant index_or_disp) | |
289 : _base(base), | |
290 _index_or_disp(index_or_disp) { | |
291 } | |
292 | |
293 Address(Register base, Register index) | |
294 : _base(base), | |
295 _index_or_disp(index) { | |
296 } | |
297 | |
298 Address(Register base, int disp) | |
299 : _base(base), | |
300 _index_or_disp(disp) { | |
301 } | |
302 | |
303 #ifdef ASSERT | |
304 // ByteSize is only a class when ASSERT is defined, otherwise it's an int. | |
305 Address(Register base, ByteSize disp) | |
306 : _base(base), | |
307 _index_or_disp(in_bytes(disp)) { | |
308 } | |
0 | 309 #endif |
727 | 310 |
311 // accessors | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
312 Register base() const { return _base; } |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
313 Register index() const { return _index_or_disp.as_register(); } |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
314 int disp() const { return _index_or_disp.as_constant(); } |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
315 |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
316 bool has_index() const { return _index_or_disp.is_register(); } |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
317 bool has_disp() const { return _index_or_disp.is_constant(); } |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
318 |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
319 bool uses(Register reg) const { return base() == reg || (has_index() && index() == reg); } |
727 | 320 |
321 const relocInfo::relocType rtype() { return _rspec.type(); } | |
322 const RelocationHolder& rspec() { return _rspec; } | |
323 | |
324 RelocationHolder rspec(int offset) const { | |
325 return offset == 0 ? _rspec : _rspec.plus(offset); | |
326 } | |
327 | |
328 inline bool is_simm13(int offset = 0); // check disp+offset for overflow | |
329 | |
330 Address plus_disp(int plusdisp) const { // bump disp by a small amount | |
331 assert(_index_or_disp.is_constant(), "must have a displacement"); | |
332 Address a(base(), disp() + plusdisp); | |
333 return a; | |
334 } | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
335 bool is_same_address(Address a) const { |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
336 // disregard _rspec |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
337 return base() == a.base() && (has_index() ? index() == a.index() : disp() == a.disp()); |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
338 } |
727 | 339 |
340 Address after_save() const { | |
341 Address a = (*this); | |
342 a._base = a._base->after_save(); | |
343 return a; | |
344 } | |
345 | |
346 Address after_restore() const { | |
347 Address a = (*this); | |
348 a._base = a._base->after_restore(); | |
349 return a; | |
350 } | |
351 | |
352 // Convert the raw encoding form into the form expected by the | |
353 // constructor for Address. | |
354 static Address make_raw(int base, int index, int scale, int disp, bool disp_is_oop); | |
355 | |
356 friend class Assembler; | |
357 }; | |
358 | |
359 | |
360 class AddressLiteral VALUE_OBJ_CLASS_SPEC { | |
361 private: | |
362 address _address; | |
363 RelocationHolder _rspec; | |
364 | |
365 RelocationHolder rspec_from_rtype(relocInfo::relocType rtype, address addr) { | |
366 switch (rtype) { | |
0 | 367 case relocInfo::external_word_type: |
727 | 368 return external_word_Relocation::spec(addr); |
0 | 369 case relocInfo::internal_word_type: |
727 | 370 return internal_word_Relocation::spec(addr); |
0 | 371 #ifdef _LP64 |
372 case relocInfo::opt_virtual_call_type: | |
373 return opt_virtual_call_Relocation::spec(); | |
374 case relocInfo::static_call_type: | |
375 return static_call_Relocation::spec(); | |
376 case relocInfo::runtime_call_type: | |
377 return runtime_call_Relocation::spec(); | |
378 #endif | |
379 case relocInfo::none: | |
380 return RelocationHolder(); | |
381 default: | |
382 ShouldNotReachHere(); | |
383 return RelocationHolder(); | |
384 } | |
385 } | |
386 | |
727 | 387 protected: |
388 // creation | |
389 AddressLiteral() : _address(NULL), _rspec(NULL) {} | |
390 | |
0 | 391 public: |
727 | 392 AddressLiteral(address addr, RelocationHolder const& rspec) |
393 : _address(addr), | |
394 _rspec(rspec) {} | |
395 | |
396 // Some constructors to avoid casting at the call site. | |
397 AddressLiteral(jobject obj, RelocationHolder const& rspec) | |
398 : _address((address) obj), | |
399 _rspec(rspec) {} | |
400 | |
401 AddressLiteral(intptr_t value, RelocationHolder const& rspec) | |
402 : _address((address) value), | |
403 _rspec(rspec) {} | |
404 | |
405 AddressLiteral(address addr, relocInfo::relocType rtype = relocInfo::none) | |
406 : _address((address) addr), | |
407 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
408 | |
409 // Some constructors to avoid casting at the call site. | |
410 AddressLiteral(address* addr, relocInfo::relocType rtype = relocInfo::none) | |
411 : _address((address) addr), | |
412 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
413 | |
414 AddressLiteral(bool* addr, relocInfo::relocType rtype = relocInfo::none) | |
415 : _address((address) addr), | |
416 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
417 | |
418 AddressLiteral(const bool* addr, relocInfo::relocType rtype = relocInfo::none) | |
419 : _address((address) addr), | |
420 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
421 | |
422 AddressLiteral(signed char* addr, relocInfo::relocType rtype = relocInfo::none) | |
423 : _address((address) addr), | |
424 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
425 | |
426 AddressLiteral(int* addr, relocInfo::relocType rtype = relocInfo::none) | |
427 : _address((address) addr), | |
428 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
429 | |
430 AddressLiteral(intptr_t addr, relocInfo::relocType rtype = relocInfo::none) | |
431 : _address((address) addr), | |
432 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
433 | |
0 | 434 #ifdef _LP64 |
727 | 435 // 32-bit complains about a multiple declaration for int*. |
436 AddressLiteral(intptr_t* addr, relocInfo::relocType rtype = relocInfo::none) | |
437 : _address((address) addr), | |
438 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
0 | 439 #endif |
727 | 440 |
441 AddressLiteral(oop addr, relocInfo::relocType rtype = relocInfo::none) | |
442 : _address((address) addr), | |
443 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
444 | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
445 AddressLiteral(oop* addr, relocInfo::relocType rtype = relocInfo::none) |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
446 : _address((address) addr), |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
447 _rspec(rspec_from_rtype(rtype, (address) addr)) {} |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
448 |
727 | 449 AddressLiteral(float* addr, relocInfo::relocType rtype = relocInfo::none) |
450 : _address((address) addr), | |
451 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
452 | |
453 AddressLiteral(double* addr, relocInfo::relocType rtype = relocInfo::none) | |
454 : _address((address) addr), | |
455 _rspec(rspec_from_rtype(rtype, (address) addr)) {} | |
456 | |
457 intptr_t value() const { return (intptr_t) _address; } | |
458 int low10() const; | |
459 | |
460 const relocInfo::relocType rtype() const { return _rspec.type(); } | |
461 const RelocationHolder& rspec() const { return _rspec; } | |
462 | |
463 RelocationHolder rspec(int offset) const { | |
0 | 464 return offset == 0 ? _rspec : _rspec.plus(offset); |
465 } | |
466 }; | |
467 | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
468 // Convenience classes |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
469 class ExternalAddress: public AddressLiteral { |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
470 private: |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
471 static relocInfo::relocType reloc_for_target(address target) { |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
472 // Sometimes ExternalAddress is used for values which aren't |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
473 // exactly addresses, like the card table base. |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
474 // external_word_type can't be used for values in the first page |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
475 // so just skip the reloc in that case. |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
476 return external_word_Relocation::can_be_relocated(target) ? relocInfo::external_word_type : relocInfo::none; |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
477 } |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
478 |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
479 public: |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
480 ExternalAddress(address target) : AddressLiteral(target, reloc_for_target( target)) {} |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
481 ExternalAddress(oop* target) : AddressLiteral(target, reloc_for_target((address) target)) {} |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
482 }; |
0 | 483 |
484 inline Address RegisterImpl::address_in_saved_window() const { | |
727 | 485 return (Address(SP, (sp_offset_in_saved_window() * wordSize) + STACK_BIAS)); |
0 | 486 } |
487 | |
488 | |
489 | |
490 // Argument is an abstraction used to represent an outgoing | |
491 // actual argument or an incoming formal parameter, whether | |
492 // it resides in memory or in a register, in a manner consistent | |
493 // with the SPARC Application Binary Interface, or ABI. This is | |
494 // often referred to as the native or C calling convention. | |
495 | |
496 class Argument VALUE_OBJ_CLASS_SPEC { | |
497 private: | |
498 int _number; | |
499 bool _is_in; | |
500 | |
501 public: | |
502 #ifdef _LP64 | |
503 enum { | |
504 n_register_parameters = 6, // only 6 registers may contain integer parameters | |
505 n_float_register_parameters = 16 // Can have up to 16 floating registers | |
506 }; | |
507 #else | |
508 enum { | |
509 n_register_parameters = 6 // only 6 registers may contain integer parameters | |
510 }; | |
511 #endif | |
512 | |
513 // creation | |
514 Argument(int number, bool is_in) : _number(number), _is_in(is_in) {} | |
515 | |
516 int number() const { return _number; } | |
517 bool is_in() const { return _is_in; } | |
518 bool is_out() const { return !is_in(); } | |
519 | |
520 Argument successor() const { return Argument(number() + 1, is_in()); } | |
521 Argument as_in() const { return Argument(number(), true ); } | |
522 Argument as_out() const { return Argument(number(), false); } | |
523 | |
524 // locating register-based arguments: | |
525 bool is_register() const { return _number < n_register_parameters; } | |
526 | |
527 #ifdef _LP64 | |
528 // locating Floating Point register-based arguments: | |
529 bool is_float_register() const { return _number < n_float_register_parameters; } | |
530 | |
531 FloatRegister as_float_register() const { | |
532 assert(is_float_register(), "must be a register argument"); | |
533 return as_FloatRegister(( number() *2 ) + 1); | |
534 } | |
535 FloatRegister as_double_register() const { | |
536 assert(is_float_register(), "must be a register argument"); | |
537 return as_FloatRegister(( number() *2 )); | |
538 } | |
539 #endif | |
540 | |
541 Register as_register() const { | |
542 assert(is_register(), "must be a register argument"); | |
543 return is_in() ? as_iRegister(number()) : as_oRegister(number()); | |
544 } | |
545 | |
546 // locating memory-based arguments | |
547 Address as_address() const { | |
548 assert(!is_register(), "must be a memory argument"); | |
549 return address_in_frame(); | |
550 } | |
551 | |
552 // When applied to a register-based argument, give the corresponding address | |
553 // into the 6-word area "into which callee may store register arguments" | |
554 // (This is a different place than the corresponding register-save area location.) | |
727 | 555 Address address_in_frame() const; |
0 | 556 |
557 // debugging | |
558 const char* name() const; | |
559 | |
560 friend class Assembler; | |
561 }; | |
562 | |
563 | |
564 // The SPARC Assembler: Pure assembler doing NO optimizations on the instruction | |
565 // level; i.e., what you write | |
566 // is what you get. The Assembler is generating code into a CodeBuffer. | |
567 | |
568 class Assembler : public AbstractAssembler { | |
569 protected: | |
570 | |
571 static void print_instruction(int inst); | |
572 static int patched_branch(int dest_pos, int inst, int inst_pos); | |
573 static int branch_destination(int inst, int pos); | |
574 | |
575 | |
576 friend class AbstractAssembler; | |
727 | 577 friend class AddressLiteral; |
0 | 578 |
579 // code patchers need various routines like inv_wdisp() | |
580 friend class NativeInstruction; | |
581 friend class NativeGeneralJump; | |
582 friend class Relocation; | |
583 friend class Label; | |
584 | |
585 public: | |
586 // op carries format info; see page 62 & 267 | |
587 | |
588 enum ops { | |
589 call_op = 1, // fmt 1 | |
590 branch_op = 0, // also sethi (fmt2) | |
591 arith_op = 2, // fmt 3, arith & misc | |
592 ldst_op = 3 // fmt 3, load/store | |
593 }; | |
594 | |
595 enum op2s { | |
596 bpr_op2 = 3, | |
597 fb_op2 = 6, | |
598 fbp_op2 = 5, | |
599 br_op2 = 2, | |
600 bp_op2 = 1, | |
601 cb_op2 = 7, // V8 | |
602 sethi_op2 = 4 | |
603 }; | |
604 | |
605 enum op3s { | |
606 // selected op3s | |
607 add_op3 = 0x00, | |
608 and_op3 = 0x01, | |
609 or_op3 = 0x02, | |
610 xor_op3 = 0x03, | |
611 sub_op3 = 0x04, | |
612 andn_op3 = 0x05, | |
613 orn_op3 = 0x06, | |
614 xnor_op3 = 0x07, | |
615 addc_op3 = 0x08, | |
616 mulx_op3 = 0x09, | |
617 umul_op3 = 0x0a, | |
618 smul_op3 = 0x0b, | |
619 subc_op3 = 0x0c, | |
620 udivx_op3 = 0x0d, | |
621 udiv_op3 = 0x0e, | |
622 sdiv_op3 = 0x0f, | |
623 | |
624 addcc_op3 = 0x10, | |
625 andcc_op3 = 0x11, | |
626 orcc_op3 = 0x12, | |
627 xorcc_op3 = 0x13, | |
628 subcc_op3 = 0x14, | |
629 andncc_op3 = 0x15, | |
630 orncc_op3 = 0x16, | |
631 xnorcc_op3 = 0x17, | |
632 addccc_op3 = 0x18, | |
633 umulcc_op3 = 0x1a, | |
634 smulcc_op3 = 0x1b, | |
635 subccc_op3 = 0x1c, | |
636 udivcc_op3 = 0x1e, | |
637 sdivcc_op3 = 0x1f, | |
638 | |
639 taddcc_op3 = 0x20, | |
640 tsubcc_op3 = 0x21, | |
641 taddcctv_op3 = 0x22, | |
642 tsubcctv_op3 = 0x23, | |
643 mulscc_op3 = 0x24, | |
644 sll_op3 = 0x25, | |
645 sllx_op3 = 0x25, | |
646 srl_op3 = 0x26, | |
647 srlx_op3 = 0x26, | |
648 sra_op3 = 0x27, | |
649 srax_op3 = 0x27, | |
650 rdreg_op3 = 0x28, | |
651 membar_op3 = 0x28, | |
652 | |
653 flushw_op3 = 0x2b, | |
654 movcc_op3 = 0x2c, | |
655 sdivx_op3 = 0x2d, | |
656 popc_op3 = 0x2e, | |
657 movr_op3 = 0x2f, | |
658 | |
659 sir_op3 = 0x30, | |
660 wrreg_op3 = 0x30, | |
661 saved_op3 = 0x31, | |
662 | |
663 fpop1_op3 = 0x34, | |
664 fpop2_op3 = 0x35, | |
665 impdep1_op3 = 0x36, | |
666 impdep2_op3 = 0x37, | |
667 jmpl_op3 = 0x38, | |
668 rett_op3 = 0x39, | |
669 trap_op3 = 0x3a, | |
670 flush_op3 = 0x3b, | |
671 save_op3 = 0x3c, | |
672 restore_op3 = 0x3d, | |
673 done_op3 = 0x3e, | |
674 retry_op3 = 0x3e, | |
675 | |
676 lduw_op3 = 0x00, | |
677 ldub_op3 = 0x01, | |
678 lduh_op3 = 0x02, | |
679 ldd_op3 = 0x03, | |
680 stw_op3 = 0x04, | |
681 stb_op3 = 0x05, | |
682 sth_op3 = 0x06, | |
683 std_op3 = 0x07, | |
684 ldsw_op3 = 0x08, | |
685 ldsb_op3 = 0x09, | |
686 ldsh_op3 = 0x0a, | |
687 ldx_op3 = 0x0b, | |
688 | |
689 ldstub_op3 = 0x0d, | |
690 stx_op3 = 0x0e, | |
691 swap_op3 = 0x0f, | |
692 | |
693 stwa_op3 = 0x14, | |
694 stxa_op3 = 0x1e, | |
695 | |
696 ldf_op3 = 0x20, | |
697 ldfsr_op3 = 0x21, | |
698 ldqf_op3 = 0x22, | |
699 lddf_op3 = 0x23, | |
700 stf_op3 = 0x24, | |
701 stfsr_op3 = 0x25, | |
702 stqf_op3 = 0x26, | |
703 stdf_op3 = 0x27, | |
704 | |
705 prefetch_op3 = 0x2d, | |
706 | |
707 | |
708 ldc_op3 = 0x30, | |
709 ldcsr_op3 = 0x31, | |
710 lddc_op3 = 0x33, | |
711 stc_op3 = 0x34, | |
712 stcsr_op3 = 0x35, | |
713 stdcq_op3 = 0x36, | |
714 stdc_op3 = 0x37, | |
715 | |
716 casa_op3 = 0x3c, | |
717 casxa_op3 = 0x3e, | |
718 | |
3804 | 719 mftoi_op3 = 0x36, |
720 | |
0 | 721 alt_bit_op3 = 0x10, |
722 cc_bit_op3 = 0x10 | |
723 }; | |
724 | |
725 enum opfs { | |
726 // selected opfs | |
727 fmovs_opf = 0x01, | |
728 fmovd_opf = 0x02, | |
729 | |
730 fnegs_opf = 0x05, | |
731 fnegd_opf = 0x06, | |
732 | |
733 fadds_opf = 0x41, | |
734 faddd_opf = 0x42, | |
735 fsubs_opf = 0x45, | |
736 fsubd_opf = 0x46, | |
737 | |
738 fmuls_opf = 0x49, | |
739 fmuld_opf = 0x4a, | |
740 fdivs_opf = 0x4d, | |
741 fdivd_opf = 0x4e, | |
742 | |
743 fcmps_opf = 0x51, | |
744 fcmpd_opf = 0x52, | |
745 | |
746 fstox_opf = 0x81, | |
747 fdtox_opf = 0x82, | |
748 fxtos_opf = 0x84, | |
749 fxtod_opf = 0x88, | |
750 fitos_opf = 0xc4, | |
751 fdtos_opf = 0xc6, | |
752 fitod_opf = 0xc8, | |
753 fstod_opf = 0xc9, | |
754 fstoi_opf = 0xd1, | |
3804 | 755 fdtoi_opf = 0xd2, |
756 | |
757 mdtox_opf = 0x110, | |
758 mstouw_opf = 0x111, | |
759 mstosw_opf = 0x113, | |
760 mxtod_opf = 0x118, | |
761 mwtos_opf = 0x119 | |
0 | 762 }; |
763 | |
3839 | 764 enum RCondition { rc_z = 1, rc_lez = 2, rc_lz = 3, rc_nz = 5, rc_gz = 6, rc_gez = 7, rc_last = rc_gez }; |
0 | 765 |
766 enum Condition { | |
767 // for FBfcc & FBPfcc instruction | |
768 f_never = 0, | |
769 f_notEqual = 1, | |
770 f_notZero = 1, | |
771 f_lessOrGreater = 2, | |
772 f_unorderedOrLess = 3, | |
773 f_less = 4, | |
774 f_unorderedOrGreater = 5, | |
775 f_greater = 6, | |
776 f_unordered = 7, | |
777 f_always = 8, | |
778 f_equal = 9, | |
779 f_zero = 9, | |
780 f_unorderedOrEqual = 10, | |
781 f_greaterOrEqual = 11, | |
782 f_unorderedOrGreaterOrEqual = 12, | |
783 f_lessOrEqual = 13, | |
784 f_unorderedOrLessOrEqual = 14, | |
785 f_ordered = 15, | |
786 | |
787 // V8 coproc, pp 123 v8 manual | |
788 | |
789 cp_always = 8, | |
790 cp_never = 0, | |
791 cp_3 = 7, | |
792 cp_2 = 6, | |
793 cp_2or3 = 5, | |
794 cp_1 = 4, | |
795 cp_1or3 = 3, | |
796 cp_1or2 = 2, | |
797 cp_1or2or3 = 1, | |
798 cp_0 = 9, | |
799 cp_0or3 = 10, | |
800 cp_0or2 = 11, | |
801 cp_0or2or3 = 12, | |
802 cp_0or1 = 13, | |
803 cp_0or1or3 = 14, | |
804 cp_0or1or2 = 15, | |
805 | |
806 | |
807 // for integers | |
808 | |
809 never = 0, | |
810 equal = 1, | |
811 zero = 1, | |
812 lessEqual = 2, | |
813 less = 3, | |
814 lessEqualUnsigned = 4, | |
815 lessUnsigned = 5, | |
816 carrySet = 5, | |
817 negative = 6, | |
818 overflowSet = 7, | |
819 always = 8, | |
820 notEqual = 9, | |
821 notZero = 9, | |
822 greater = 10, | |
823 greaterEqual = 11, | |
824 greaterUnsigned = 12, | |
825 greaterEqualUnsigned = 13, | |
826 carryClear = 13, | |
827 positive = 14, | |
828 overflowClear = 15 | |
829 }; | |
830 | |
831 enum CC { | |
832 icc = 0, xcc = 2, | |
833 // ptr_cc is the correct condition code for a pointer or intptr_t: | |
834 ptr_cc = NOT_LP64(icc) LP64_ONLY(xcc), | |
835 fcc0 = 0, fcc1 = 1, fcc2 = 2, fcc3 = 3 | |
836 }; | |
837 | |
838 enum PrefetchFcn { | |
839 severalReads = 0, oneRead = 1, severalWritesAndPossiblyReads = 2, oneWrite = 3, page = 4 | |
840 }; | |
841 | |
842 public: | |
843 // Helper functions for groups of instructions | |
844 | |
845 enum Predict { pt = 1, pn = 0 }; // pt = predict taken | |
846 | |
847 enum Membar_mask_bits { // page 184, v9 | |
848 StoreStore = 1 << 3, | |
849 LoadStore = 1 << 2, | |
850 StoreLoad = 1 << 1, | |
851 LoadLoad = 1 << 0, | |
852 | |
853 Sync = 1 << 6, | |
854 MemIssue = 1 << 5, | |
855 Lookaside = 1 << 4 | |
856 }; | |
857 | |
858 // test if x is within signed immediate range for nbits | |
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
859 static bool is_simm(intptr_t x, int nbits) { return -( intptr_t(1) << nbits-1 ) <= x && x < ( intptr_t(1) << nbits-1 ); } |
0 | 860 |
861 // test if -4096 <= x <= 4095 | |
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
862 static bool is_simm13(intptr_t x) { return is_simm(x, 13); } |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
863 |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
864 static bool is_in_wdisp_range(address a, address b, int nbits) { |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
865 intptr_t d = intptr_t(b) - intptr_t(a); |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
866 return is_simm(d, nbits + 2); |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
867 } |
0 | 868 |
3839 | 869 address target_distance(Label& L) { |
870 // Assembler::target(L) should be called only when | |
871 // a branch instruction is emitted since non-bound | |
872 // labels record current pc() as a branch address. | |
873 if (L.is_bound()) return target(L); | |
874 // Return current address for non-bound labels. | |
875 return pc(); | |
876 } | |
877 | |
1848 | 878 // test if label is in simm16 range in words (wdisp16). |
879 bool is_in_wdisp16_range(Label& L) { | |
3839 | 880 return is_in_wdisp_range(target_distance(L), pc(), 16); |
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
881 } |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
882 // test if the distance between two addresses fits in simm30 range in words |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
883 static bool is_in_wdisp30_range(address a, address b) { |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
884 return is_in_wdisp_range(a, b, 30); |
1848 | 885 } |
886 | |
0 | 887 enum ASIs { // page 72, v9 |
888 ASI_PRIMARY = 0x80, | |
3854 | 889 ASI_PRIMARY_LITTLE = 0x88, |
890 // Block initializing store | |
891 ASI_ST_BLKINIT_PRIMARY = 0xE2, | |
892 // Most-Recently-Used (MRU) BIS variant | |
893 ASI_ST_BLKINIT_MRU_PRIMARY = 0xF2 | |
0 | 894 // add more from book as needed |
895 }; | |
896 | |
897 protected: | |
898 // helpers | |
899 | |
900 // x is supposed to fit in a field "nbits" wide | |
901 // and be sign-extended. Check the range. | |
902 | |
903 static void assert_signed_range(intptr_t x, int nbits) { | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
904 assert(nbits == 32 || (-(1 << nbits-1) <= x && x < ( 1 << nbits-1)), |
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
905 err_msg("value out of range: x=" INTPTR_FORMAT ", nbits=%d", x, nbits)); |
0 | 906 } |
907 | |
908 static void assert_signed_word_disp_range(intptr_t x, int nbits) { | |
909 assert( (x & 3) == 0, "not word aligned"); | |
910 assert_signed_range(x, nbits + 2); | |
911 } | |
912 | |
913 static void assert_unsigned_const(int x, int nbits) { | |
914 assert( juint(x) < juint(1 << nbits), "unsigned constant out of range"); | |
915 } | |
916 | |
917 // fields: note bits numbered from LSB = 0, | |
918 // fields known by inclusive bit range | |
919 | |
920 static int fmask(juint hi_bit, juint lo_bit) { | |
921 assert( hi_bit >= lo_bit && 0 <= lo_bit && hi_bit < 32, "bad bits"); | |
922 return (1 << ( hi_bit-lo_bit + 1 )) - 1; | |
923 } | |
924 | |
925 // inverse of u_field | |
926 | |
927 static int inv_u_field(int x, int hi_bit, int lo_bit) { | |
928 juint r = juint(x) >> lo_bit; | |
929 r &= fmask( hi_bit, lo_bit); | |
930 return int(r); | |
931 } | |
932 | |
933 | |
934 // signed version: extract from field and sign-extend | |
935 | |
936 static int inv_s_field(int x, int hi_bit, int lo_bit) { | |
937 int sign_shift = 31 - hi_bit; | |
938 return inv_u_field( ((x << sign_shift) >> sign_shift), hi_bit, lo_bit); | |
939 } | |
940 | |
941 // given a field that ranges from hi_bit to lo_bit (inclusive, | |
942 // LSB = 0), and an unsigned value for the field, | |
943 // shift it into the field | |
944 | |
945 #ifdef ASSERT | |
946 static int u_field(int x, int hi_bit, int lo_bit) { | |
947 assert( ( x & ~fmask(hi_bit, lo_bit)) == 0, | |
948 "value out of range"); | |
949 int r = x << lo_bit; | |
950 assert( inv_u_field(r, hi_bit, lo_bit) == x, "just checking"); | |
951 return r; | |
952 } | |
953 #else | |
954 // make sure this is inlined as it will reduce code size significantly | |
955 #define u_field(x, hi_bit, lo_bit) ((x) << (lo_bit)) | |
956 #endif | |
957 | |
958 static int inv_op( int x ) { return inv_u_field(x, 31, 30); } | |
959 static int inv_op2( int x ) { return inv_u_field(x, 24, 22); } | |
960 static int inv_op3( int x ) { return inv_u_field(x, 24, 19); } | |
961 static int inv_cond( int x ){ return inv_u_field(x, 28, 25); } | |
962 | |
963 static bool inv_immed( int x ) { return (x & Assembler::immed(true)) != 0; } | |
964 | |
965 static Register inv_rd( int x ) { return as_Register(inv_u_field(x, 29, 25)); } | |
966 static Register inv_rs1( int x ) { return as_Register(inv_u_field(x, 18, 14)); } | |
967 static Register inv_rs2( int x ) { return as_Register(inv_u_field(x, 4, 0)); } | |
968 | |
969 static int op( int x) { return u_field(x, 31, 30); } | |
970 static int rd( Register r) { return u_field(r->encoding(), 29, 25); } | |
971 static int fcn( int x) { return u_field(x, 29, 25); } | |
972 static int op3( int x) { return u_field(x, 24, 19); } | |
973 static int rs1( Register r) { return u_field(r->encoding(), 18, 14); } | |
974 static int rs2( Register r) { return u_field(r->encoding(), 4, 0); } | |
975 static int annul( bool a) { return u_field(a ? 1 : 0, 29, 29); } | |
976 static int cond( int x) { return u_field(x, 28, 25); } | |
977 static int cond_mov( int x) { return u_field(x, 17, 14); } | |
978 static int rcond( RCondition x) { return u_field(x, 12, 10); } | |
979 static int op2( int x) { return u_field(x, 24, 22); } | |
980 static int predict( bool p) { return u_field(p ? 1 : 0, 19, 19); } | |
981 static int branchcc( CC fcca) { return u_field(fcca, 21, 20); } | |
982 static int cmpcc( CC fcca) { return u_field(fcca, 26, 25); } | |
983 static int imm_asi( int x) { return u_field(x, 12, 5); } | |
984 static int immed( bool i) { return u_field(i ? 1 : 0, 13, 13); } | |
985 static int opf_low6( int w) { return u_field(w, 10, 5); } | |
986 static int opf_low5( int w) { return u_field(w, 9, 5); } | |
987 static int trapcc( CC cc) { return u_field(cc, 12, 11); } | |
988 static int sx( int i) { return u_field(i, 12, 12); } // shift x=1 means 64-bit | |
989 static int opf( int x) { return u_field(x, 13, 5); } | |
990 | |
3839 | 991 static bool is_cbcond( int x ) { |
992 return (VM_Version::has_cbcond() && (inv_cond(x) > rc_last) && | |
993 inv_op(x) == branch_op && inv_op2(x) == bpr_op2); | |
994 } | |
995 static bool is_cxb( int x ) { | |
996 assert(is_cbcond(x), "wrong instruction"); | |
997 return (x & (1<<21)) != 0; | |
998 } | |
999 static int cond_cbcond( int x) { return u_field((((x & 8)<<1) + 8 + (x & 7)), 29, 25); } | |
1000 static int inv_cond_cbcond(int x) { | |
1001 assert(is_cbcond(x), "wrong instruction"); | |
1002 return inv_u_field(x, 27, 25) | (inv_u_field(x, 29, 29)<<3); | |
1003 } | |
1004 | |
0 | 1005 static int opf_cc( CC c, bool useFloat ) { return u_field((useFloat ? 0 : 4) + c, 13, 11); } |
1006 static int mov_cc( CC c, bool useFloat ) { return u_field(useFloat ? 0 : 1, 18, 18) | u_field(c, 12, 11); } | |
1007 | |
1008 static int fd( FloatRegister r, FloatRegisterImpl::Width fwa) { return u_field(r->encoding(fwa), 29, 25); }; | |
1009 static int fs1(FloatRegister r, FloatRegisterImpl::Width fwa) { return u_field(r->encoding(fwa), 18, 14); }; | |
1010 static int fs2(FloatRegister r, FloatRegisterImpl::Width fwa) { return u_field(r->encoding(fwa), 4, 0); }; | |
1011 | |
1012 // some float instructions use this encoding on the op3 field | |
1013 static int alt_op3(int op, FloatRegisterImpl::Width w) { | |
1014 int r; | |
1015 switch(w) { | |
1016 case FloatRegisterImpl::S: r = op + 0; break; | |
1017 case FloatRegisterImpl::D: r = op + 3; break; | |
1018 case FloatRegisterImpl::Q: r = op + 2; break; | |
1019 default: ShouldNotReachHere(); break; | |
1020 } | |
1021 return op3(r); | |
1022 } | |
1023 | |
1024 | |
1025 // compute inverse of simm | |
1026 static int inv_simm(int x, int nbits) { | |
1027 return (int)(x << (32 - nbits)) >> (32 - nbits); | |
1028 } | |
1029 | |
1030 static int inv_simm13( int x ) { return inv_simm(x, 13); } | |
1031 | |
1032 // signed immediate, in low bits, nbits long | |
1033 static int simm(int x, int nbits) { | |
1034 assert_signed_range(x, nbits); | |
1035 return x & (( 1 << nbits ) - 1); | |
1036 } | |
1037 | |
1038 // compute inverse of wdisp16 | |
1039 static intptr_t inv_wdisp16(int x, intptr_t pos) { | |
1040 int lo = x & (( 1 << 14 ) - 1); | |
1041 int hi = (x >> 20) & 3; | |
1042 if (hi >= 2) hi |= ~1; | |
1043 return (((hi << 14) | lo) << 2) + pos; | |
1044 } | |
1045 | |
1046 // word offset, 14 bits at LSend, 2 bits at B21, B20 | |
1047 static int wdisp16(intptr_t x, intptr_t off) { | |
1048 intptr_t xx = x - off; | |
1049 assert_signed_word_disp_range(xx, 16); | |
1050 int r = (xx >> 2) & ((1 << 14) - 1) | |
1051 | ( ( (xx>>(2+14)) & 3 ) << 20 ); | |
1052 assert( inv_wdisp16(r, off) == x, "inverse is not inverse"); | |
1053 return r; | |
1054 } | |
1055 | |
3839 | 1056 // compute inverse of wdisp10 |
1057 static intptr_t inv_wdisp10(int x, intptr_t pos) { | |
1058 assert(is_cbcond(x), "wrong instruction"); | |
1059 int lo = inv_u_field(x, 12, 5); | |
1060 int hi = (x >> 19) & 3; | |
1061 if (hi >= 2) hi |= ~1; | |
1062 return (((hi << 8) | lo) << 2) + pos; | |
1063 } | |
1064 | |
1065 // word offset for cbcond, 8 bits at [B12,B5], 2 bits at [B20,B19] | |
1066 static int wdisp10(intptr_t x, intptr_t off) { | |
1067 assert(VM_Version::has_cbcond(), "This CPU does not have CBCOND instruction"); | |
1068 intptr_t xx = x - off; | |
1069 assert_signed_word_disp_range(xx, 10); | |
1070 int r = ( ( (xx >> 2 ) & ((1 << 8) - 1) ) << 5 ) | |
1071 | ( ( (xx >> (2+8)) & 3 ) << 19 ); | |
1072 // Have to fake cbcond instruction to pass assert in inv_wdisp10() | |
1073 assert(inv_wdisp10((r | op(branch_op) | cond_cbcond(rc_last+1) | op2(bpr_op2)), off) == x, "inverse is not inverse"); | |
1074 return r; | |
1075 } | |
0 | 1076 |
1077 // word displacement in low-order nbits bits | |
1078 | |
1079 static intptr_t inv_wdisp( int x, intptr_t pos, int nbits ) { | |
1080 int pre_sign_extend = x & (( 1 << nbits ) - 1); | |
1081 int r = pre_sign_extend >= ( 1 << (nbits-1) ) | |
1082 ? pre_sign_extend | ~(( 1 << nbits ) - 1) | |
1083 : pre_sign_extend; | |
1084 return (r << 2) + pos; | |
1085 } | |
1086 | |
1087 static int wdisp( intptr_t x, intptr_t off, int nbits ) { | |
1088 intptr_t xx = x - off; | |
1089 assert_signed_word_disp_range(xx, nbits); | |
1090 int r = (xx >> 2) & (( 1 << nbits ) - 1); | |
1091 assert( inv_wdisp( r, off, nbits ) == x, "inverse not inverse"); | |
1092 return r; | |
1093 } | |
1094 | |
1095 | |
1096 // Extract the top 32 bits in a 64 bit word | |
1097 static int32_t hi32( int64_t x ) { | |
1098 int32_t r = int32_t( (uint64_t)x >> 32 ); | |
1099 return r; | |
1100 } | |
1101 | |
1102 // given a sethi instruction, extract the constant, left-justified | |
1103 static int inv_hi22( int x ) { | |
1104 return x << 10; | |
1105 } | |
1106 | |
1107 // create an imm22 field, given a 32-bit left-justified constant | |
1108 static int hi22( int x ) { | |
1109 int r = int( juint(x) >> 10 ); | |
1110 assert( (r & ~((1 << 22) - 1)) == 0, "just checkin'"); | |
1111 return r; | |
1112 } | |
1113 | |
1114 // create a low10 __value__ (not a field) for a given a 32-bit constant | |
1115 static int low10( int x ) { | |
1116 return x & ((1 << 10) - 1); | |
1117 } | |
1118 | |
3804 | 1119 // instruction only in VIS3 |
1120 static void vis3_only() { assert( VM_Version::has_vis3(), "This instruction only works on SPARC with VIS3"); } | |
1121 | |
0 | 1122 // instruction only in v9 |
1123 static void v9_only() { assert( VM_Version::v9_instructions_work(), "This instruction only works on SPARC V9"); } | |
1124 | |
1125 // instruction only in v8 | |
1126 static void v8_only() { assert( VM_Version::v8_instructions_work(), "This instruction only works on SPARC V8"); } | |
1127 | |
1128 // instruction deprecated in v9 | |
1129 static void v9_dep() { } // do nothing for now | |
1130 | |
1131 // some float instructions only exist for single prec. on v8 | |
1132 static void v8_s_only(FloatRegisterImpl::Width w) { if (w != FloatRegisterImpl::S) v9_only(); } | |
1133 | |
1134 // v8 has no CC field | |
1135 static void v8_no_cc(CC cc) { if (cc) v9_only(); } | |
1136 | |
1137 protected: | |
1138 // Simple delay-slot scheme: | |
1139 // In order to check the programmer, the assembler keeps track of deley slots. | |
1140 // It forbids CTIs in delay slots (conservative, but should be OK). | |
1141 // Also, when putting an instruction into a delay slot, you must say | |
1142 // asm->delayed()->add(...), in order to check that you don't omit | |
1143 // delay-slot instructions. | |
1144 // To implement this, we use a simple FSA | |
1145 | |
1146 #ifdef ASSERT | |
1147 #define CHECK_DELAY | |
1148 #endif | |
1149 #ifdef CHECK_DELAY | |
1150 enum Delay_state { no_delay, at_delay_slot, filling_delay_slot } delay_state; | |
1151 #endif | |
1152 | |
1153 public: | |
1154 // Tells assembler next instruction must NOT be in delay slot. | |
1155 // Use at start of multinstruction macros. | |
1156 void assert_not_delayed() { | |
1157 // This is a separate overloading to avoid creation of string constants | |
1158 // in non-asserted code--with some compilers this pollutes the object code. | |
1159 #ifdef CHECK_DELAY | |
1160 assert_not_delayed("next instruction should not be a delay slot"); | |
1161 #endif | |
1162 } | |
1163 void assert_not_delayed(const char* msg) { | |
1164 #ifdef CHECK_DELAY | |
1490
f03d0a26bf83
6888954: argument formatting for assert() and friends
jcoomes
parents:
1006
diff
changeset
|
1165 assert(delay_state == no_delay, msg); |
0 | 1166 #endif |
1167 } | |
1168 | |
1169 protected: | |
1170 // Delay slot helpers | |
1171 // cti is called when emitting control-transfer instruction, | |
1172 // BEFORE doing the emitting. | |
1173 // Only effective when assertion-checking is enabled. | |
1174 void cti() { | |
1175 #ifdef CHECK_DELAY | |
1176 assert_not_delayed("cti should not be in delay slot"); | |
1177 #endif | |
1178 } | |
1179 | |
1180 // called when emitting cti with a delay slot, AFTER emitting | |
1181 void has_delay_slot() { | |
1182 #ifdef CHECK_DELAY | |
1183 assert_not_delayed("just checking"); | |
1184 delay_state = at_delay_slot; | |
1185 #endif | |
1186 } | |
1187 | |
3839 | 1188 // cbcond instruction should not be generated one after an other |
1189 bool cbcond_before() { | |
1190 if (offset() == 0) return false; // it is first instruction | |
1191 int x = *(int*)(intptr_t(pc()) - 4); // previous instruction | |
1192 return is_cbcond(x); | |
1193 } | |
1194 | |
1195 void no_cbcond_before() { | |
1196 assert(offset() == 0 || !cbcond_before(), "cbcond should not follow an other cbcond"); | |
1197 } | |
1198 | |
3851 | 1199 public: |
1200 | |
3839 | 1201 bool use_cbcond(Label& L) { |
1202 if (!UseCBCond || cbcond_before()) return false; | |
1203 intptr_t x = intptr_t(target_distance(L)) - intptr_t(pc()); | |
1204 assert( (x & 3) == 0, "not word aligned"); | |
1205 return is_simm(x, 12); | |
1206 } | |
1207 | |
0 | 1208 // Tells assembler you know that next instruction is delayed |
1209 Assembler* delayed() { | |
1210 #ifdef CHECK_DELAY | |
1211 assert ( delay_state == at_delay_slot, "delayed instruction is not in delay slot"); | |
1212 delay_state = filling_delay_slot; | |
1213 #endif | |
1214 return this; | |
1215 } | |
1216 | |
1217 void flush() { | |
1218 #ifdef CHECK_DELAY | |
1219 assert ( delay_state == no_delay, "ending code with a delay slot"); | |
1220 #endif | |
1221 AbstractAssembler::flush(); | |
1222 } | |
1223 | |
1224 inline void emit_long(int); // shadows AbstractAssembler::emit_long | |
1225 inline void emit_data(int x) { emit_long(x); } | |
1226 inline void emit_data(int, RelocationHolder const&); | |
1227 inline void emit_data(int, relocInfo::relocType rtype); | |
1228 // helper for above fcns | |
1229 inline void check_delay(); | |
1230 | |
1231 | |
1232 public: | |
1233 // instructions, refer to page numbers in the SPARC Architecture Manual, V9 | |
1234 | |
1235 // pp 135 (addc was addx in v8) | |
1236 | |
727 | 1237 inline void add(Register s1, Register s2, Register d ); |
1238 inline void add(Register s1, int simm13a, Register d, relocInfo::relocType rtype = relocInfo::none); | |
1239 inline void add(Register s1, int simm13a, Register d, RelocationHolder const& rspec); | |
1240 inline void add(Register s1, RegisterOrConstant s2, Register d, int offset = 0); | |
1911
fff777a71346
6994093: MethodHandle.invokeGeneric needs porting to SPARC
jrose
parents:
1848
diff
changeset
|
1241 inline void add(const Address& a, Register d, int offset = 0); |
0 | 1242 |
1243 void addcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(add_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } | |
1244 void addcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(add_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1245 void addc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(addc_op3 ) | rs1(s1) | rs2(s2) ); } | |
1246 void addc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(addc_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1247 void addccc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(addc_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } | |
1248 void addccc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(addc_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1249 | |
3839 | 1250 |
0 | 1251 // pp 136 |
1252 | |
3839 | 1253 inline void bpr(RCondition c, bool a, Predict p, Register s1, address d, relocInfo::relocType rt = relocInfo::none); |
1254 inline void bpr(RCondition c, bool a, Predict p, Register s1, Label& L); | |
0 | 1255 |
3851 | 1256 // compare and branch |
1257 inline void cbcond(Condition c, CC cc, Register s1, Register s2, Label& L); | |
1258 inline void cbcond(Condition c, CC cc, Register s1, int simm5, Label& L); | |
1259 | |
0 | 1260 protected: // use MacroAssembler::br instead |
1261 | |
1262 // pp 138 | |
1263 | |
1264 inline void fb( Condition c, bool a, address d, relocInfo::relocType rt = relocInfo::none ); | |
1265 inline void fb( Condition c, bool a, Label& L ); | |
1266 | |
1267 // pp 141 | |
1268 | |
1269 inline void fbp( Condition c, bool a, CC cc, Predict p, address d, relocInfo::relocType rt = relocInfo::none ); | |
1270 inline void fbp( Condition c, bool a, CC cc, Predict p, Label& L ); | |
1271 | |
1272 // pp 144 | |
1273 | |
1274 inline void br( Condition c, bool a, address d, relocInfo::relocType rt = relocInfo::none ); | |
1275 inline void br( Condition c, bool a, Label& L ); | |
1276 | |
1277 // pp 146 | |
1278 | |
1279 inline void bp( Condition c, bool a, CC cc, Predict p, address d, relocInfo::relocType rt = relocInfo::none ); | |
1280 inline void bp( Condition c, bool a, CC cc, Predict p, Label& L ); | |
1281 | |
1282 // pp 121 (V8) | |
1283 | |
1284 inline void cb( Condition c, bool a, address d, relocInfo::relocType rt = relocInfo::none ); | |
1285 inline void cb( Condition c, bool a, Label& L ); | |
1286 | |
1287 // pp 149 | |
1288 | |
1289 inline void call( address d, relocInfo::relocType rt = relocInfo::runtime_call_type ); | |
1290 inline void call( Label& L, relocInfo::relocType rt = relocInfo::runtime_call_type ); | |
1291 | |
3839 | 1292 public: |
1293 | |
0 | 1294 // pp 150 |
1295 | |
1296 // These instructions compare the contents of s2 with the contents of | |
1297 // memory at address in s1. If the values are equal, the contents of memory | |
1298 // at address s1 is swapped with the data in d. If the values are not equal, | |
1299 // the the contents of memory at s1 is loaded into d, without the swap. | |
1300 | |
1301 void casa( Register s1, Register s2, Register d, int ia = -1 ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(casa_op3 ) | rs1(s1) | (ia == -1 ? immed(true) : imm_asi(ia)) | rs2(s2)); } | |
1302 void casxa( Register s1, Register s2, Register d, int ia = -1 ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(casxa_op3) | rs1(s1) | (ia == -1 ? immed(true) : imm_asi(ia)) | rs2(s2)); } | |
1303 | |
1304 // pp 152 | |
1305 | |
1306 void udiv( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(udiv_op3 ) | rs1(s1) | rs2(s2)); } | |
1307 void udiv( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(udiv_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1308 void sdiv( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sdiv_op3 ) | rs1(s1) | rs2(s2)); } | |
1309 void sdiv( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sdiv_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1310 void udivcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(udiv_op3 | cc_bit_op3) | rs1(s1) | rs2(s2)); } | |
1311 void udivcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(udiv_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1312 void sdivcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sdiv_op3 | cc_bit_op3) | rs1(s1) | rs2(s2)); } | |
1313 void sdivcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sdiv_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1314 | |
1315 // pp 155 | |
1316 | |
1317 void done() { v9_only(); cti(); emit_long( op(arith_op) | fcn(0) | op3(done_op3) ); } | |
1318 void retry() { v9_only(); cti(); emit_long( op(arith_op) | fcn(1) | op3(retry_op3) ); } | |
1319 | |
1320 // pp 156 | |
1321 | |
1322 void fadd( FloatRegisterImpl::Width w, FloatRegister s1, FloatRegister s2, FloatRegister d ) { emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | fs1(s1, w) | opf(0x40 + w) | fs2(s2, w)); } | |
1323 void fsub( FloatRegisterImpl::Width w, FloatRegister s1, FloatRegister s2, FloatRegister d ) { emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | fs1(s1, w) | opf(0x44 + w) | fs2(s2, w)); } | |
1324 | |
1325 // pp 157 | |
1326 | |
1327 void fcmp( FloatRegisterImpl::Width w, CC cc, FloatRegister s1, FloatRegister s2) { v8_no_cc(cc); emit_long( op(arith_op) | cmpcc(cc) | op3(fpop2_op3) | fs1(s1, w) | opf(0x50 + w) | fs2(s2, w)); } | |
1328 void fcmpe( FloatRegisterImpl::Width w, CC cc, FloatRegister s1, FloatRegister s2) { v8_no_cc(cc); emit_long( op(arith_op) | cmpcc(cc) | op3(fpop2_op3) | fs1(s1, w) | opf(0x54 + w) | fs2(s2, w)); } | |
1329 | |
1330 // pp 159 | |
1331 | |
3804 | 1332 void ftox( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { v9_only(); emit_long( op(arith_op) | fd(d, FloatRegisterImpl::D) | op3(fpop1_op3) | opf(0x80 + w) | fs2(s, w)); } |
1333 void ftoi( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { emit_long( op(arith_op) | fd(d, FloatRegisterImpl::S) | op3(fpop1_op3) | opf(0xd0 + w) | fs2(s, w)); } | |
0 | 1334 |
1335 // pp 160 | |
1336 | |
1337 void ftof( FloatRegisterImpl::Width sw, FloatRegisterImpl::Width dw, FloatRegister s, FloatRegister d ) { emit_long( op(arith_op) | fd(d, dw) | op3(fpop1_op3) | opf(0xc0 + sw + dw*4) | fs2(s, sw)); } | |
1338 | |
1339 // pp 161 | |
1340 | |
3804 | 1341 void fxtof( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { v9_only(); emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | opf(0x80 + w*4) | fs2(s, FloatRegisterImpl::D)); } |
1342 void fitof( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | opf(0xc0 + w*4) | fs2(s, FloatRegisterImpl::S)); } | |
0 | 1343 |
1344 // pp 162 | |
1345 | |
1346 void fmov( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { v8_s_only(w); emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | opf(0x00 + w) | fs2(s, w)); } | |
1347 | |
1348 void fneg( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { v8_s_only(w); emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | opf(0x04 + w) | fs2(s, w)); } | |
1349 | |
1350 // page 144 sparc v8 architecture (double prec works on v8 if the source and destination registers are the same). fnegs is the only instruction available | |
1351 // on v8 to do negation of single, double and quad precision floats. | |
1352 | |
1353 void fneg( FloatRegisterImpl::Width w, FloatRegister sd ) { if (VM_Version::v9_instructions_work()) emit_long( op(arith_op) | fd(sd, w) | op3(fpop1_op3) | opf(0x04 + w) | fs2(sd, w)); else emit_long( op(arith_op) | fd(sd, w) | op3(fpop1_op3) | opf(0x05) | fs2(sd, w)); } | |
1354 | |
1355 void fabs( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { v8_s_only(w); emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | opf(0x08 + w) | fs2(s, w)); } | |
1356 | |
1357 // page 144 sparc v8 architecture (double prec works on v8 if the source and destination registers are the same). fabss is the only instruction available | |
1358 // on v8 to do abs operation on single/double/quad precision floats. | |
1359 | |
1360 void fabs( FloatRegisterImpl::Width w, FloatRegister sd ) { if (VM_Version::v9_instructions_work()) emit_long( op(arith_op) | fd(sd, w) | op3(fpop1_op3) | opf(0x08 + w) | fs2(sd, w)); else emit_long( op(arith_op) | fd(sd, w) | op3(fpop1_op3) | opf(0x09) | fs2(sd, w)); } | |
1361 | |
1362 // pp 163 | |
1363 | |
1364 void fmul( FloatRegisterImpl::Width w, FloatRegister s1, FloatRegister s2, FloatRegister d ) { emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | fs1(s1, w) | opf(0x48 + w) | fs2(s2, w)); } | |
1365 void fmul( FloatRegisterImpl::Width sw, FloatRegisterImpl::Width dw, FloatRegister s1, FloatRegister s2, FloatRegister d ) { emit_long( op(arith_op) | fd(d, dw) | op3(fpop1_op3) | fs1(s1, sw) | opf(0x60 + sw + dw*4) | fs2(s2, sw)); } | |
1366 void fdiv( FloatRegisterImpl::Width w, FloatRegister s1, FloatRegister s2, FloatRegister d ) { emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | fs1(s1, w) | opf(0x4c + w) | fs2(s2, w)); } | |
1367 | |
1368 // pp 164 | |
1369 | |
1370 void fsqrt( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d ) { emit_long( op(arith_op) | fd(d, w) | op3(fpop1_op3) | opf(0x28 + w) | fs2(s, w)); } | |
1371 | |
1372 // pp 165 | |
1373 | |
1374 inline void flush( Register s1, Register s2 ); | |
1375 inline void flush( Register s1, int simm13a); | |
1376 | |
1377 // pp 167 | |
1378 | |
1379 void flushw() { v9_only(); emit_long( op(arith_op) | op3(flushw_op3) ); } | |
1380 | |
1381 // pp 168 | |
1382 | |
1383 void illtrap( int const22a) { if (const22a != 0) v9_only(); emit_long( op(branch_op) | u_field(const22a, 21, 0) ); } | |
1384 // v8 unimp == illtrap(0) | |
1385 | |
1386 // pp 169 | |
1387 | |
1388 void impdep1( int id1, int const19a ) { v9_only(); emit_long( op(arith_op) | fcn(id1) | op3(impdep1_op3) | u_field(const19a, 18, 0)); } | |
1389 void impdep2( int id1, int const19a ) { v9_only(); emit_long( op(arith_op) | fcn(id1) | op3(impdep2_op3) | u_field(const19a, 18, 0)); } | |
1390 | |
1391 // pp 149 (v8) | |
1392 | |
1393 void cpop1( int opc, int cr1, int cr2, int crd ) { v8_only(); emit_long( op(arith_op) | fcn(crd) | op3(impdep1_op3) | u_field(cr1, 18, 14) | opf(opc) | u_field(cr2, 4, 0)); } | |
1394 void cpop2( int opc, int cr1, int cr2, int crd ) { v8_only(); emit_long( op(arith_op) | fcn(crd) | op3(impdep2_op3) | u_field(cr1, 18, 14) | opf(opc) | u_field(cr2, 4, 0)); } | |
1395 | |
1396 // pp 170 | |
1397 | |
1398 void jmpl( Register s1, Register s2, Register d ); | |
1399 void jmpl( Register s1, int simm13a, Register d, RelocationHolder const& rspec = RelocationHolder() ); | |
1400 | |
1401 // 171 | |
1402 | |
1006
dcf03e02b020
6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents:
986
diff
changeset
|
1403 inline void ldf(FloatRegisterImpl::Width w, Register s1, RegisterOrConstant s2, FloatRegister d); |
727 | 1404 inline void ldf(FloatRegisterImpl::Width w, Register s1, Register s2, FloatRegister d); |
1405 inline void ldf(FloatRegisterImpl::Width w, Register s1, int simm13a, FloatRegister d, RelocationHolder const& rspec = RelocationHolder()); | |
1406 | |
1407 inline void ldf(FloatRegisterImpl::Width w, const Address& a, FloatRegister d, int offset = 0); | |
0 | 1408 |
1409 | |
1410 inline void ldfsr( Register s1, Register s2 ); | |
1411 inline void ldfsr( Register s1, int simm13a); | |
1412 inline void ldxfsr( Register s1, Register s2 ); | |
1413 inline void ldxfsr( Register s1, int simm13a); | |
1414 | |
1415 // pp 94 (v8) | |
1416 | |
1417 inline void ldc( Register s1, Register s2, int crd ); | |
1418 inline void ldc( Register s1, int simm13a, int crd); | |
1419 inline void lddc( Register s1, Register s2, int crd ); | |
1420 inline void lddc( Register s1, int simm13a, int crd); | |
1421 inline void ldcsr( Register s1, Register s2, int crd ); | |
1422 inline void ldcsr( Register s1, int simm13a, int crd); | |
1423 | |
1424 | |
1425 // 173 | |
1426 | |
1427 void ldfa( FloatRegisterImpl::Width w, Register s1, Register s2, int ia, FloatRegister d ) { v9_only(); emit_long( op(ldst_op) | fd(d, w) | alt_op3(ldf_op3 | alt_bit_op3, w) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1428 void ldfa( FloatRegisterImpl::Width w, Register s1, int simm13a, FloatRegister d ) { v9_only(); emit_long( op(ldst_op) | fd(d, w) | alt_op3(ldf_op3 | alt_bit_op3, w) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1429 | |
1430 // pp 175, lduw is ld on v8 | |
1431 | |
1432 inline void ldsb( Register s1, Register s2, Register d ); | |
1433 inline void ldsb( Register s1, int simm13a, Register d); | |
1434 inline void ldsh( Register s1, Register s2, Register d ); | |
1435 inline void ldsh( Register s1, int simm13a, Register d); | |
1436 inline void ldsw( Register s1, Register s2, Register d ); | |
1437 inline void ldsw( Register s1, int simm13a, Register d); | |
1438 inline void ldub( Register s1, Register s2, Register d ); | |
1439 inline void ldub( Register s1, int simm13a, Register d); | |
1440 inline void lduh( Register s1, Register s2, Register d ); | |
1441 inline void lduh( Register s1, int simm13a, Register d); | |
1442 inline void lduw( Register s1, Register s2, Register d ); | |
1443 inline void lduw( Register s1, int simm13a, Register d); | |
1444 inline void ldx( Register s1, Register s2, Register d ); | |
1445 inline void ldx( Register s1, int simm13a, Register d); | |
1446 inline void ld( Register s1, Register s2, Register d ); | |
1447 inline void ld( Register s1, int simm13a, Register d); | |
1448 inline void ldd( Register s1, Register s2, Register d ); | |
1449 inline void ldd( Register s1, int simm13a, Register d); | |
1450 | |
727 | 1451 #ifdef ASSERT |
1452 // ByteSize is only a class when ASSERT is defined, otherwise it's an int. | |
1453 inline void ld( Register s1, ByteSize simm13a, Register d); | |
1454 #endif | |
1455 | |
1456 inline void ldsb(const Address& a, Register d, int offset = 0); | |
1457 inline void ldsh(const Address& a, Register d, int offset = 0); | |
1458 inline void ldsw(const Address& a, Register d, int offset = 0); | |
1459 inline void ldub(const Address& a, Register d, int offset = 0); | |
1460 inline void lduh(const Address& a, Register d, int offset = 0); | |
1461 inline void lduw(const Address& a, Register d, int offset = 0); | |
1462 inline void ldx( const Address& a, Register d, int offset = 0); | |
1463 inline void ld( const Address& a, Register d, int offset = 0); | |
1464 inline void ldd( const Address& a, Register d, int offset = 0); | |
0 | 1465 |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1466 inline void ldub( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1467 inline void ldsb( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1468 inline void lduh( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1469 inline void ldsh( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1470 inline void lduw( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1471 inline void ldsw( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1472 inline void ldx( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1473 inline void ld( Register s1, RegisterOrConstant s2, Register d ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1474 inline void ldd( Register s1, RegisterOrConstant s2, Register d ); |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
420
diff
changeset
|
1475 |
0 | 1476 // pp 177 |
1477 | |
1478 void ldsba( Register s1, Register s2, int ia, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldsb_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1479 void ldsba( Register s1, int simm13a, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldsb_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1480 void ldsha( Register s1, Register s2, int ia, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldsh_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1481 void ldsha( Register s1, int simm13a, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldsh_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1482 void ldswa( Register s1, Register s2, int ia, Register d ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(ldsw_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1483 void ldswa( Register s1, int simm13a, Register d ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(ldsw_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1484 void lduba( Register s1, Register s2, int ia, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldub_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1485 void lduba( Register s1, int simm13a, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldub_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1486 void lduha( Register s1, Register s2, int ia, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(lduh_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1487 void lduha( Register s1, int simm13a, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(lduh_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1488 void lduwa( Register s1, Register s2, int ia, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(lduw_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1489 void lduwa( Register s1, int simm13a, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(lduw_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1490 void ldxa( Register s1, Register s2, int ia, Register d ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(ldx_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1491 void ldxa( Register s1, int simm13a, Register d ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(ldx_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1492 void ldda( Register s1, Register s2, int ia, Register d ) { v9_dep(); emit_long( op(ldst_op) | rd(d) | op3(ldd_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1493 void ldda( Register s1, int simm13a, Register d ) { v9_dep(); emit_long( op(ldst_op) | rd(d) | op3(ldd_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1494 | |
1495 // pp 179 | |
1496 | |
1497 inline void ldstub( Register s1, Register s2, Register d ); | |
1498 inline void ldstub( Register s1, int simm13a, Register d); | |
1499 | |
1500 // pp 180 | |
1501 | |
1502 void ldstuba( Register s1, Register s2, int ia, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldstub_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1503 void ldstuba( Register s1, int simm13a, Register d ) { emit_long( op(ldst_op) | rd(d) | op3(ldstub_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1504 | |
1505 // pp 181 | |
1506 | |
1503 | 1507 void and3( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(and_op3 ) | rs1(s1) | rs2(s2) ); } |
1508 void and3( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(and_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
0 | 1509 void andcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(and_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } |
1510 void andcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(and_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1511 void andn( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(andn_op3 ) | rs1(s1) | rs2(s2) ); } | |
1512 void andn( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(andn_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1503 | 1513 void andn( Register s1, RegisterOrConstant s2, Register d); |
0 | 1514 void andncc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(andn_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } |
1515 void andncc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(andn_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1503 | 1516 void or3( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(or_op3 ) | rs1(s1) | rs2(s2) ); } |
1517 void or3( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(or_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
0 | 1518 void orcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(or_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } |
1519 void orcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(or_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1520 void orn( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(orn_op3) | rs1(s1) | rs2(s2) ); } | |
1521 void orn( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(orn_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1522 void orncc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(orn_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } | |
1523 void orncc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(orn_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1503 | 1524 void xor3( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xor_op3 ) | rs1(s1) | rs2(s2) ); } |
1525 void xor3( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xor_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
0 | 1526 void xorcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xor_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } |
1527 void xorcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xor_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1528 void xnor( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xnor_op3 ) | rs1(s1) | rs2(s2) ); } | |
1529 void xnor( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xnor_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1530 void xnorcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xnor_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } | |
1531 void xnorcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(xnor_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1532 | |
1533 // pp 183 | |
1534 | |
1535 void membar( Membar_mask_bits const7a ) { v9_only(); emit_long( op(arith_op) | op3(membar_op3) | rs1(O7) | immed(true) | u_field( int(const7a), 6, 0)); } | |
1536 | |
1537 // pp 185 | |
1538 | |
1539 void fmov( FloatRegisterImpl::Width w, Condition c, bool floatCC, CC cca, FloatRegister s2, FloatRegister d ) { v9_only(); emit_long( op(arith_op) | fd(d, w) | op3(fpop2_op3) | cond_mov(c) | opf_cc(cca, floatCC) | opf_low6(w) | fs2(s2, w)); } | |
1540 | |
1541 // pp 189 | |
1542 | |
1543 void fmov( FloatRegisterImpl::Width w, RCondition c, Register s1, FloatRegister s2, FloatRegister d ) { v9_only(); emit_long( op(arith_op) | fd(d, w) | op3(fpop2_op3) | rs1(s1) | rcond(c) | opf_low5(4 + w) | fs2(s2, w)); } | |
1544 | |
1545 // pp 191 | |
1546 | |
1547 void movcc( Condition c, bool floatCC, CC cca, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(movcc_op3) | mov_cc(cca, floatCC) | cond_mov(c) | rs2(s2) ); } | |
1548 void movcc( Condition c, bool floatCC, CC cca, int simm11a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(movcc_op3) | mov_cc(cca, floatCC) | cond_mov(c) | immed(true) | simm(simm11a, 11) ); } | |
1549 | |
1550 // pp 195 | |
1551 | |
1552 void movr( RCondition c, Register s1, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(movr_op3) | rs1(s1) | rcond(c) | rs2(s2) ); } | |
1553 void movr( RCondition c, Register s1, int simm10a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(movr_op3) | rs1(s1) | rcond(c) | immed(true) | simm(simm10a, 10) ); } | |
1554 | |
1555 // pp 196 | |
1556 | |
1557 void mulx( Register s1, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(mulx_op3 ) | rs1(s1) | rs2(s2) ); } | |
1558 void mulx( Register s1, int simm13a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(mulx_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1559 void sdivx( Register s1, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(sdivx_op3) | rs1(s1) | rs2(s2) ); } | |
1560 void sdivx( Register s1, int simm13a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(sdivx_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1561 void udivx( Register s1, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(udivx_op3) | rs1(s1) | rs2(s2) ); } | |
1562 void udivx( Register s1, int simm13a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(udivx_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1563 | |
1564 // pp 197 | |
1565 | |
1566 void umul( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(umul_op3 ) | rs1(s1) | rs2(s2) ); } | |
1567 void umul( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(umul_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1568 void smul( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(smul_op3 ) | rs1(s1) | rs2(s2) ); } | |
1569 void smul( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(smul_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1570 void umulcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(umul_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } | |
1571 void umulcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(umul_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1572 void smulcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(smul_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } | |
1573 void smulcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(smul_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1574 | |
1575 // pp 199 | |
1576 | |
1577 void mulscc( Register s1, Register s2, Register d ) { v9_dep(); emit_long( op(arith_op) | rd(d) | op3(mulscc_op3) | rs1(s1) | rs2(s2) ); } | |
1578 void mulscc( Register s1, int simm13a, Register d ) { v9_dep(); emit_long( op(arith_op) | rd(d) | op3(mulscc_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1579 | |
1580 // pp 201 | |
1581 | |
1582 void nop() { emit_long( op(branch_op) | op2(sethi_op2) ); } | |
1583 | |
1584 | |
1585 // pp 202 | |
1586 | |
1587 void popc( Register s, Register d) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(popc_op3) | rs2(s)); } | |
1588 void popc( int simm13a, Register d) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(popc_op3) | immed(true) | simm(simm13a, 13)); } | |
1589 | |
1590 // pp 203 | |
1591 | |
1592 void prefetch( Register s1, Register s2, PrefetchFcn f); | |
1593 void prefetch( Register s1, int simm13a, PrefetchFcn f); | |
1594 void prefetcha( Register s1, Register s2, int ia, PrefetchFcn f ) { v9_only(); emit_long( op(ldst_op) | fcn(f) | op3(prefetch_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1595 void prefetcha( Register s1, int simm13a, PrefetchFcn f ) { v9_only(); emit_long( op(ldst_op) | fcn(f) | op3(prefetch_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1596 | |
1597 inline void prefetch(const Address& a, PrefetchFcn F, int offset = 0); | |
1598 | |
1599 // pp 208 | |
1600 | |
1601 // not implementing read privileged register | |
1602 | |
1603 inline void rdy( Register d) { v9_dep(); emit_long( op(arith_op) | rd(d) | op3(rdreg_op3) | u_field(0, 18, 14)); } | |
1604 inline void rdccr( Register d) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(rdreg_op3) | u_field(2, 18, 14)); } | |
1605 inline void rdasi( Register d) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(rdreg_op3) | u_field(3, 18, 14)); } | |
1606 inline void rdtick( Register d) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(rdreg_op3) | u_field(4, 18, 14)); } // Spoon! | |
1607 inline void rdpc( Register d) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(rdreg_op3) | u_field(5, 18, 14)); } | |
1608 inline void rdfprs( Register d) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(rdreg_op3) | u_field(6, 18, 14)); } | |
1609 | |
1610 // pp 213 | |
1611 | |
1612 inline void rett( Register s1, Register s2); | |
1613 inline void rett( Register s1, int simm13a, relocInfo::relocType rt = relocInfo::none); | |
1614 | |
1615 // pp 214 | |
1616 | |
1617 void save( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(save_op3) | rs1(s1) | rs2(s2) ); } | |
342
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1618 void save( Register s1, int simm13a, Register d ) { |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1619 // make sure frame is at least large enough for the register save area |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1620 assert(-simm13a >= 16 * wordSize, "frame too small"); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1621 emit_long( op(arith_op) | rd(d) | op3(save_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1622 } |
0 | 1623 |
1624 void restore( Register s1 = G0, Register s2 = G0, Register d = G0 ) { emit_long( op(arith_op) | rd(d) | op3(restore_op3) | rs1(s1) | rs2(s2) ); } | |
1625 void restore( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(restore_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1626 | |
1627 // pp 216 | |
1628 | |
1629 void saved() { v9_only(); emit_long( op(arith_op) | fcn(0) | op3(saved_op3)); } | |
1630 void restored() { v9_only(); emit_long( op(arith_op) | fcn(1) | op3(saved_op3)); } | |
1631 | |
1632 // pp 217 | |
1633 | |
1634 inline void sethi( int imm22a, Register d, RelocationHolder const& rspec = RelocationHolder() ); | |
1635 // pp 218 | |
1636 | |
1637 void sll( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sll_op3) | rs1(s1) | sx(0) | rs2(s2) ); } | |
1638 void sll( Register s1, int imm5a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sll_op3) | rs1(s1) | sx(0) | immed(true) | u_field(imm5a, 4, 0) ); } | |
1639 void srl( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(srl_op3) | rs1(s1) | sx(0) | rs2(s2) ); } | |
1640 void srl( Register s1, int imm5a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(srl_op3) | rs1(s1) | sx(0) | immed(true) | u_field(imm5a, 4, 0) ); } | |
1641 void sra( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sra_op3) | rs1(s1) | sx(0) | rs2(s2) ); } | |
1642 void sra( Register s1, int imm5a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sra_op3) | rs1(s1) | sx(0) | immed(true) | u_field(imm5a, 4, 0) ); } | |
1643 | |
1644 void sllx( Register s1, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(sll_op3) | rs1(s1) | sx(1) | rs2(s2) ); } | |
1645 void sllx( Register s1, int imm6a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(sll_op3) | rs1(s1) | sx(1) | immed(true) | u_field(imm6a, 5, 0) ); } | |
1646 void srlx( Register s1, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(srl_op3) | rs1(s1) | sx(1) | rs2(s2) ); } | |
1647 void srlx( Register s1, int imm6a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(srl_op3) | rs1(s1) | sx(1) | immed(true) | u_field(imm6a, 5, 0) ); } | |
1648 void srax( Register s1, Register s2, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(sra_op3) | rs1(s1) | sx(1) | rs2(s2) ); } | |
1649 void srax( Register s1, int imm6a, Register d ) { v9_only(); emit_long( op(arith_op) | rd(d) | op3(sra_op3) | rs1(s1) | sx(1) | immed(true) | u_field(imm6a, 5, 0) ); } | |
1650 | |
1651 // pp 220 | |
1652 | |
1653 void sir( int simm13a ) { emit_long( op(arith_op) | fcn(15) | op3(sir_op3) | immed(true) | simm(simm13a, 13)); } | |
1654 | |
1655 // pp 221 | |
1656 | |
1657 void stbar() { emit_long( op(arith_op) | op3(membar_op3) | u_field(15, 18, 14)); } | |
1658 | |
1659 // pp 222 | |
1660 | |
1006
dcf03e02b020
6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents:
986
diff
changeset
|
1661 inline void stf( FloatRegisterImpl::Width w, FloatRegister d, Register s1, RegisterOrConstant s2); |
dcf03e02b020
6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents:
986
diff
changeset
|
1662 inline void stf( FloatRegisterImpl::Width w, FloatRegister d, Register s1, Register s2); |
0 | 1663 inline void stf( FloatRegisterImpl::Width w, FloatRegister d, Register s1, int simm13a); |
1664 inline void stf( FloatRegisterImpl::Width w, FloatRegister d, const Address& a, int offset = 0); | |
1665 | |
1666 inline void stfsr( Register s1, Register s2 ); | |
1667 inline void stfsr( Register s1, int simm13a); | |
1668 inline void stxfsr( Register s1, Register s2 ); | |
1669 inline void stxfsr( Register s1, int simm13a); | |
1670 | |
1671 // pp 224 | |
1672 | |
1673 void stfa( FloatRegisterImpl::Width w, FloatRegister d, Register s1, Register s2, int ia ) { v9_only(); emit_long( op(ldst_op) | fd(d, w) | alt_op3(stf_op3 | alt_bit_op3, w) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1674 void stfa( FloatRegisterImpl::Width w, FloatRegister d, Register s1, int simm13a ) { v9_only(); emit_long( op(ldst_op) | fd(d, w) | alt_op3(stf_op3 | alt_bit_op3, w) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1675 | |
1676 // p 226 | |
1677 | |
1678 inline void stb( Register d, Register s1, Register s2 ); | |
1679 inline void stb( Register d, Register s1, int simm13a); | |
1680 inline void sth( Register d, Register s1, Register s2 ); | |
1681 inline void sth( Register d, Register s1, int simm13a); | |
1682 inline void stw( Register d, Register s1, Register s2 ); | |
1683 inline void stw( Register d, Register s1, int simm13a); | |
1684 inline void st( Register d, Register s1, Register s2 ); | |
1685 inline void st( Register d, Register s1, int simm13a); | |
1686 inline void stx( Register d, Register s1, Register s2 ); | |
1687 inline void stx( Register d, Register s1, int simm13a); | |
1688 inline void std( Register d, Register s1, Register s2 ); | |
1689 inline void std( Register d, Register s1, int simm13a); | |
1690 | |
727 | 1691 #ifdef ASSERT |
1692 // ByteSize is only a class when ASSERT is defined, otherwise it's an int. | |
1693 inline void st( Register d, Register s1, ByteSize simm13a); | |
1694 #endif | |
1695 | |
0 | 1696 inline void stb( Register d, const Address& a, int offset = 0 ); |
1697 inline void sth( Register d, const Address& a, int offset = 0 ); | |
1698 inline void stw( Register d, const Address& a, int offset = 0 ); | |
1699 inline void stx( Register d, const Address& a, int offset = 0 ); | |
1700 inline void st( Register d, const Address& a, int offset = 0 ); | |
1701 inline void std( Register d, const Address& a, int offset = 0 ); | |
1702 | |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1703 inline void stb( Register d, Register s1, RegisterOrConstant s2 ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1704 inline void sth( Register d, Register s1, RegisterOrConstant s2 ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1705 inline void stw( Register d, Register s1, RegisterOrConstant s2 ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1706 inline void stx( Register d, Register s1, RegisterOrConstant s2 ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1707 inline void std( Register d, Register s1, RegisterOrConstant s2 ); |
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
1708 inline void st( Register d, Register s1, RegisterOrConstant s2 ); |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
420
diff
changeset
|
1709 |
0 | 1710 // pp 177 |
1711 | |
1712 void stba( Register d, Register s1, Register s2, int ia ) { emit_long( op(ldst_op) | rd(d) | op3(stb_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1713 void stba( Register d, Register s1, int simm13a ) { emit_long( op(ldst_op) | rd(d) | op3(stb_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1714 void stha( Register d, Register s1, Register s2, int ia ) { emit_long( op(ldst_op) | rd(d) | op3(sth_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1715 void stha( Register d, Register s1, int simm13a ) { emit_long( op(ldst_op) | rd(d) | op3(sth_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1716 void stwa( Register d, Register s1, Register s2, int ia ) { emit_long( op(ldst_op) | rd(d) | op3(stw_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1717 void stwa( Register d, Register s1, int simm13a ) { emit_long( op(ldst_op) | rd(d) | op3(stw_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1718 void stxa( Register d, Register s1, Register s2, int ia ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(stx_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1719 void stxa( Register d, Register s1, int simm13a ) { v9_only(); emit_long( op(ldst_op) | rd(d) | op3(stx_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1720 void stda( Register d, Register s1, Register s2, int ia ) { emit_long( op(ldst_op) | rd(d) | op3(std_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1721 void stda( Register d, Register s1, int simm13a ) { emit_long( op(ldst_op) | rd(d) | op3(std_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1722 | |
1723 // pp 97 (v8) | |
1724 | |
1725 inline void stc( int crd, Register s1, Register s2 ); | |
1726 inline void stc( int crd, Register s1, int simm13a); | |
1727 inline void stdc( int crd, Register s1, Register s2 ); | |
1728 inline void stdc( int crd, Register s1, int simm13a); | |
1729 inline void stcsr( int crd, Register s1, Register s2 ); | |
1730 inline void stcsr( int crd, Register s1, int simm13a); | |
1731 inline void stdcq( int crd, Register s1, Register s2 ); | |
1732 inline void stdcq( int crd, Register s1, int simm13a); | |
1733 | |
1734 // pp 230 | |
1735 | |
1736 void sub( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sub_op3 ) | rs1(s1) | rs2(s2) ); } | |
1737 void sub( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sub_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
2008 | 1738 |
1739 // Note: offset is added to s2. | |
1740 inline void sub(Register s1, RegisterOrConstant s2, Register d, int offset = 0); | |
1741 | |
0 | 1742 void subcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sub_op3 | cc_bit_op3 ) | rs1(s1) | rs2(s2) ); } |
1743 void subcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(sub_op3 | cc_bit_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1744 void subc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(subc_op3 ) | rs1(s1) | rs2(s2) ); } | |
1745 void subc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(subc_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1746 void subccc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(subc_op3 | cc_bit_op3) | rs1(s1) | rs2(s2) ); } | |
1747 void subccc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(subc_op3 | cc_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1748 | |
1749 // pp 231 | |
1750 | |
1751 inline void swap( Register s1, Register s2, Register d ); | |
1752 inline void swap( Register s1, int simm13a, Register d); | |
1753 inline void swap( Address& a, Register d, int offset = 0 ); | |
1754 | |
1755 // pp 232 | |
1756 | |
1757 void swapa( Register s1, Register s2, int ia, Register d ) { v9_dep(); emit_long( op(ldst_op) | rd(d) | op3(swap_op3 | alt_bit_op3) | rs1(s1) | imm_asi(ia) | rs2(s2) ); } | |
1758 void swapa( Register s1, int simm13a, Register d ) { v9_dep(); emit_long( op(ldst_op) | rd(d) | op3(swap_op3 | alt_bit_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1759 | |
1760 // pp 234, note op in book is wrong, see pp 268 | |
1761 | |
1762 void taddcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(taddcc_op3 ) | rs1(s1) | rs2(s2) ); } | |
1763 void taddcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(taddcc_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1764 void taddcctv( Register s1, Register s2, Register d ) { v9_dep(); emit_long( op(arith_op) | rd(d) | op3(taddcctv_op3) | rs1(s1) | rs2(s2) ); } | |
1765 void taddcctv( Register s1, int simm13a, Register d ) { v9_dep(); emit_long( op(arith_op) | rd(d) | op3(taddcctv_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1766 | |
1767 // pp 235 | |
1768 | |
1769 void tsubcc( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(tsubcc_op3 ) | rs1(s1) | rs2(s2) ); } | |
1770 void tsubcc( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(tsubcc_op3 ) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1771 void tsubcctv( Register s1, Register s2, Register d ) { emit_long( op(arith_op) | rd(d) | op3(tsubcctv_op3) | rs1(s1) | rs2(s2) ); } | |
1772 void tsubcctv( Register s1, int simm13a, Register d ) { emit_long( op(arith_op) | rd(d) | op3(tsubcctv_op3) | rs1(s1) | immed(true) | simm(simm13a, 13) ); } | |
1773 | |
1774 // pp 237 | |
1775 | |
1776 void trap( Condition c, CC cc, Register s1, Register s2 ) { v8_no_cc(cc); emit_long( op(arith_op) | cond(c) | op3(trap_op3) | rs1(s1) | trapcc(cc) | rs2(s2)); } | |
1777 void trap( Condition c, CC cc, Register s1, int trapa ) { v8_no_cc(cc); emit_long( op(arith_op) | cond(c) | op3(trap_op3) | rs1(s1) | trapcc(cc) | immed(true) | u_field(trapa, 6, 0)); } | |
1778 // simple uncond. trap | |
1779 void trap( int trapa ) { trap( always, icc, G0, trapa ); } | |
1780 | |
1781 // pp 239 omit write priv register for now | |
1782 | |
1783 inline void wry( Register d) { v9_dep(); emit_long( op(arith_op) | rs1(d) | op3(wrreg_op3) | u_field(0, 29, 25)); } | |
1784 inline void wrccr(Register s) { v9_only(); emit_long( op(arith_op) | rs1(s) | op3(wrreg_op3) | u_field(2, 29, 25)); } | |
1785 inline void wrccr(Register s, int simm13a) { v9_only(); emit_long( op(arith_op) | | |
1786 rs1(s) | | |
1787 op3(wrreg_op3) | | |
1788 u_field(2, 29, 25) | | |
1789 u_field(1, 13, 13) | | |
1790 simm(simm13a, 13)); } | |
1791 inline void wrasi( Register d) { v9_only(); emit_long( op(arith_op) | rs1(d) | op3(wrreg_op3) | u_field(3, 29, 25)); } | |
1792 inline void wrfprs( Register d) { v9_only(); emit_long( op(arith_op) | rs1(d) | op3(wrreg_op3) | u_field(6, 29, 25)); } | |
1793 | |
3804 | 1794 |
1795 // VIS3 instructions | |
1796 | |
1797 void movstosw( FloatRegister s, Register d ) { vis3_only(); emit_long( op(arith_op) | rd(d) | op3(mftoi_op3) | opf(mstosw_opf) | fs2(s, FloatRegisterImpl::S)); } | |
1798 void movstouw( FloatRegister s, Register d ) { vis3_only(); emit_long( op(arith_op) | rd(d) | op3(mftoi_op3) | opf(mstouw_opf) | fs2(s, FloatRegisterImpl::S)); } | |
1799 void movdtox( FloatRegister s, Register d ) { vis3_only(); emit_long( op(arith_op) | rd(d) | op3(mftoi_op3) | opf(mdtox_opf) | fs2(s, FloatRegisterImpl::D)); } | |
1800 | |
1801 void movwtos( Register s, FloatRegister d ) { vis3_only(); emit_long( op(arith_op) | fd(d, FloatRegisterImpl::S) | op3(mftoi_op3) | opf(mwtos_opf) | rs2(s)); } | |
1802 void movxtod( Register s, FloatRegister d ) { vis3_only(); emit_long( op(arith_op) | fd(d, FloatRegisterImpl::D) | op3(mftoi_op3) | opf(mxtod_opf) | rs2(s)); } | |
1803 | |
1804 | |
1805 | |
1806 | |
342
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1807 // For a given register condition, return the appropriate condition code |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1808 // Condition (the one you would use to get the same effect after "tst" on |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1809 // the target register.) |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1810 Assembler::Condition reg_cond_to_cc_cond(RCondition in); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1811 |
0 | 1812 |
1813 // Creation | |
1814 Assembler(CodeBuffer* code) : AbstractAssembler(code) { | |
1815 #ifdef CHECK_DELAY | |
1816 delay_state = no_delay; | |
1817 #endif | |
1818 } | |
1819 | |
1820 // Testing | |
1821 #ifndef PRODUCT | |
1822 void test_v9(); | |
1823 void test_v8_onlys(); | |
1824 #endif | |
1825 }; | |
1826 | |
1827 | |
1828 class RegistersForDebugging : public StackObj { | |
1829 public: | |
1830 intptr_t i[8], l[8], o[8], g[8]; | |
1831 float f[32]; | |
1832 double d[32]; | |
1833 | |
1834 void print(outputStream* s); | |
1835 | |
1836 static int i_offset(int j) { return offset_of(RegistersForDebugging, i[j]); } | |
1837 static int l_offset(int j) { return offset_of(RegistersForDebugging, l[j]); } | |
1838 static int o_offset(int j) { return offset_of(RegistersForDebugging, o[j]); } | |
1839 static int g_offset(int j) { return offset_of(RegistersForDebugging, g[j]); } | |
1840 static int f_offset(int j) { return offset_of(RegistersForDebugging, f[j]); } | |
1841 static int d_offset(int j) { return offset_of(RegistersForDebugging, d[j / 2]); } | |
1842 | |
1843 // gen asm code to save regs | |
1844 static void save_registers(MacroAssembler* a); | |
1845 | |
1846 // restore global registers in case C code disturbed them | |
1847 static void restore_registers(MacroAssembler* a, Register r); | |
342
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1848 |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1849 |
0 | 1850 }; |
1851 | |
1852 | |
1853 // MacroAssembler extends Assembler by a few frequently used macros. | |
1854 // | |
1855 // Most of the standard SPARC synthetic ops are defined here. | |
1856 // Instructions for which a 'better' code sequence exists depending | |
1857 // on arguments should also go in here. | |
1858 | |
1859 #define JMP2(r1, r2) jmp(r1, r2, __FILE__, __LINE__) | |
1860 #define JMP(r1, off) jmp(r1, off, __FILE__, __LINE__) | |
727 | 1861 #define JUMP(a, temp, off) jump(a, temp, off, __FILE__, __LINE__) |
1862 #define JUMPL(a, temp, d, off) jumpl(a, temp, d, off, __FILE__, __LINE__) | |
0 | 1863 |
1864 | |
1865 class MacroAssembler: public Assembler { | |
1866 protected: | |
1867 // Support for VM calls | |
1868 // This is the base routine called by the different versions of call_VM_leaf. The interpreter | |
1869 // may customize this version by overriding it for its purposes (e.g., to save/restore | |
1870 // additional registers when doing a VM call). | |
1871 #ifdef CC_INTERP | |
1872 #define VIRTUAL | |
1873 #else | |
1874 #define VIRTUAL virtual | |
1875 #endif | |
1876 | |
1877 VIRTUAL void call_VM_leaf_base(Register thread_cache, address entry_point, int number_of_arguments); | |
1878 | |
1879 // | |
1880 // It is imperative that all calls into the VM are handled via the call_VM macros. | |
1881 // They make sure that the stack linkage is setup correctly. call_VM's correspond | |
1882 // to ENTRY/ENTRY_X entry points while call_VM_leaf's correspond to LEAF entry points. | |
1883 // | |
1884 // This is the base routine called by the different versions of call_VM. The interpreter | |
1885 // may customize this version by overriding it for its purposes (e.g., to save/restore | |
1886 // additional registers when doing a VM call). | |
1887 // | |
1888 // A non-volatile java_thread_cache register should be specified so | |
1889 // that the G2_thread value can be preserved across the call. | |
1890 // (If java_thread_cache is noreg, then a slow get_thread call | |
1891 // will re-initialize the G2_thread.) call_VM_base returns the register that contains the | |
1892 // thread. | |
1893 // | |
1894 // If no last_java_sp is specified (noreg) than SP will be used instead. | |
1895 | |
1896 virtual void call_VM_base( | |
1897 Register oop_result, // where an oop-result ends up if any; use noreg otherwise | |
1898 Register java_thread_cache, // the thread if computed before ; use noreg otherwise | |
1899 Register last_java_sp, // to set up last_Java_frame in stubs; use noreg otherwise | |
1900 address entry_point, // the entry point | |
1901 int number_of_arguments, // the number of arguments (w/o thread) to pop after call | |
1902 bool check_exception=true // flag which indicates if exception should be checked | |
1903 ); | |
1904 | |
1905 // This routine should emit JVMTI PopFrame and ForceEarlyReturn handling code. | |
1906 // The implementation is only non-empty for the InterpreterMacroAssembler, | |
1907 // as only the interpreter handles and ForceEarlyReturn PopFrame requests. | |
1908 virtual void check_and_handle_popframe(Register scratch_reg); | |
1909 virtual void check_and_handle_earlyret(Register scratch_reg); | |
1910 | |
1911 public: | |
1912 MacroAssembler(CodeBuffer* code) : Assembler(code) {} | |
1913 | |
1914 // Support for NULL-checks | |
1915 // | |
1916 // Generates code that causes a NULL OS exception if the content of reg is NULL. | |
1917 // If the accessed location is M[reg + offset] and the offset is known, provide the | |
1918 // offset. No explicit code generation is needed if the offset is within a certain | |
1919 // range (0 <= offset <= page_size). | |
1920 // | |
1921 // %%%%%% Currently not done for SPARC | |
1922 | |
1923 void null_check(Register reg, int offset = -1); | |
1924 static bool needs_explicit_null_check(intptr_t offset); | |
1925 | |
1926 // support for delayed instructions | |
1927 MacroAssembler* delayed() { Assembler::delayed(); return this; } | |
1928 | |
1929 // branches that use right instruction for v8 vs. v9 | |
1930 inline void br( Condition c, bool a, Predict p, address d, relocInfo::relocType rt = relocInfo::none ); | |
1931 inline void br( Condition c, bool a, Predict p, Label& L ); | |
2002 | 1932 |
0 | 1933 inline void fb( Condition c, bool a, Predict p, address d, relocInfo::relocType rt = relocInfo::none ); |
1934 inline void fb( Condition c, bool a, Predict p, Label& L ); | |
1935 | |
3839 | 1936 // compares register with zero (32 bit) and branches (V9 and V8 instructions) |
1937 void cmp_zero_and_br( Condition c, Register s1, Label& L, bool a = false, Predict p = pn ); | |
0 | 1938 // Compares a pointer register with zero and branches on (not)null. |
1939 // Does a test & branch on 32-bit systems and a register-branch on 64-bit. | |
1940 void br_null ( Register s1, bool a, Predict p, Label& L ); | |
1941 void br_notnull( Register s1, bool a, Predict p, Label& L ); | |
1942 | |
342
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1943 // These versions will do the most efficient thing on v8 and v9. Perhaps |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1944 // this is what the routine above was meant to do, but it didn't (and |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1945 // didn't cover both target address kinds.) |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1946 void br_on_reg_cond( RCondition c, bool a, Predict p, Register s1, address d, relocInfo::relocType rt = relocInfo::none ); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1947 void br_on_reg_cond( RCondition c, bool a, Predict p, Register s1, Label& L); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
1948 |
3839 | 1949 // |
1950 // Compare registers and branch with nop in delay slot or cbcond without delay slot. | |
1951 // | |
1952 // ATTENTION: use these instructions with caution because cbcond instruction | |
1953 // has very short distance: 512 instructions (2Kbyte). | |
1954 | |
1955 // Compare integer (32 bit) values (icc only). | |
1956 void cmp_and_br_short(Register s1, Register s2, Condition c, Predict p, Label& L); | |
1957 void cmp_and_br_short(Register s1, int simm13a, Condition c, Predict p, Label& L); | |
1958 // Platform depending version for pointer compare (icc on !LP64 and xcc on LP64). | |
1959 void cmp_and_brx_short(Register s1, Register s2, Condition c, Predict p, Label& L); | |
1960 void cmp_and_brx_short(Register s1, int simm13a, Condition c, Predict p, Label& L); | |
1961 | |
1962 // Short branch version for compares a pointer pwith zero. | |
1963 void br_null_short ( Register s1, Predict p, Label& L ); | |
1964 void br_notnull_short( Register s1, Predict p, Label& L ); | |
1965 | |
1966 // unconditional short branch | |
1967 void ba_short(Label& L); | |
1968 | |
0 | 1969 inline void bp( Condition c, bool a, CC cc, Predict p, address d, relocInfo::relocType rt = relocInfo::none ); |
1970 inline void bp( Condition c, bool a, CC cc, Predict p, Label& L ); | |
1971 | |
1972 // Branch that tests xcc in LP64 and icc in !LP64 | |
1973 inline void brx( Condition c, bool a, Predict p, address d, relocInfo::relocType rt = relocInfo::none ); | |
1974 inline void brx( Condition c, bool a, Predict p, Label& L ); | |
1975 | |
3839 | 1976 // unconditional branch |
1977 inline void ba( Label& L ); | |
0 | 1978 |
1979 // Branch that tests fp condition codes | |
1980 inline void fbp( Condition c, bool a, CC cc, Predict p, address d, relocInfo::relocType rt = relocInfo::none ); | |
1981 inline void fbp( Condition c, bool a, CC cc, Predict p, Label& L ); | |
1982 | |
1983 // get PC the best way | |
1984 inline int get_pc( Register d ); | |
1985 | |
1986 // Sparc shorthands(pp 85, V8 manual, pp 289 V9 manual) | |
1987 inline void cmp( Register s1, Register s2 ) { subcc( s1, s2, G0 ); } | |
1988 inline void cmp( Register s1, int simm13a ) { subcc( s1, simm13a, G0 ); } | |
1989 | |
1990 inline void jmp( Register s1, Register s2 ); | |
1991 inline void jmp( Register s1, int simm13a, RelocationHolder const& rspec = RelocationHolder() ); | |
1992 | |
2121
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
1993 // Check if the call target is out of wdisp30 range (relative to the code cache) |
c17b998c5926
7011627: C1: call_RT must support targets that don't fit in wdisp30
iveresov
parents:
2076
diff
changeset
|
1994 static inline bool is_far_target(address d); |
0 | 1995 inline void call( address d, relocInfo::relocType rt = relocInfo::runtime_call_type ); |
1996 inline void call( Label& L, relocInfo::relocType rt = relocInfo::runtime_call_type ); | |
1997 inline void callr( Register s1, Register s2 ); | |
1998 inline void callr( Register s1, int simm13a, RelocationHolder const& rspec = RelocationHolder() ); | |
1999 | |
2000 // Emits nothing on V8 | |
2001 inline void iprefetch( address d, relocInfo::relocType rt = relocInfo::none ); | |
2002 inline void iprefetch( Label& L); | |
2003 | |
2004 inline void tst( Register s ) { orcc( G0, s, G0 ); } | |
2005 | |
2006 #ifdef PRODUCT | |
2007 inline void ret( bool trace = TraceJumps ) { if (trace) { | |
2008 mov(I7, O7); // traceable register | |
2009 JMP(O7, 2 * BytesPerInstWord); | |
2010 } else { | |
2011 jmpl( I7, 2 * BytesPerInstWord, G0 ); | |
2012 } | |
2013 } | |
2014 | |
2015 inline void retl( bool trace = TraceJumps ) { if (trace) JMP(O7, 2 * BytesPerInstWord); | |
2016 else jmpl( O7, 2 * BytesPerInstWord, G0 ); } | |
2017 #else | |
2018 void ret( bool trace = TraceJumps ); | |
2019 void retl( bool trace = TraceJumps ); | |
2020 #endif /* PRODUCT */ | |
2021 | |
2022 // Required platform-specific helpers for Label::patch_instructions. | |
2023 // They _shadow_ the declarations in AbstractAssembler, which are undefined. | |
2024 void pd_patch_instruction(address branch, address target); | |
2025 #ifndef PRODUCT | |
2026 static void pd_print_patched_instruction(address branch); | |
2027 #endif | |
2028 | |
2029 // sethi Macro handles optimizations and relocations | |
727 | 2030 private: |
2031 void internal_sethi(const AddressLiteral& addrlit, Register d, bool ForceRelocatable); | |
2032 public: | |
2033 void sethi(const AddressLiteral& addrlit, Register d); | |
2034 void patchable_sethi(const AddressLiteral& addrlit, Register d); | |
0 | 2035 |
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2008
diff
changeset
|
2036 // compute the number of instructions for a sethi/set |
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2008
diff
changeset
|
2037 static int insts_for_sethi( address a, bool worst_case = false ); |
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2008
diff
changeset
|
2038 static int worst_case_insts_for_set(); |
0 | 2039 |
2040 // set may be either setsw or setuw (high 32 bits may be zero or sign) | |
727 | 2041 private: |
2042 void internal_set(const AddressLiteral& al, Register d, bool ForceRelocatable); | |
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2008
diff
changeset
|
2043 static int insts_for_internal_set(intptr_t value); |
727 | 2044 public: |
2045 void set(const AddressLiteral& addrlit, Register d); | |
2046 void set(intptr_t value, Register d); | |
2047 void set(address addr, Register d, RelocationHolder const& rspec); | |
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2008
diff
changeset
|
2048 static int insts_for_set(intptr_t value) { return insts_for_internal_set(value); } |
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2008
diff
changeset
|
2049 |
727 | 2050 void patchable_set(const AddressLiteral& addrlit, Register d); |
2051 void patchable_set(intptr_t value, Register d); | |
2052 void set64(jlong value, Register d, Register tmp); | |
2076
7737fa7ec2b5
7006044: materialize cheap non-oop pointers on 64-bit SPARC
twisti
parents:
2008
diff
changeset
|
2053 static int insts_for_set64(jlong value); |
2008 | 2054 |
0 | 2055 // sign-extend 32 to 64 |
2056 inline void signx( Register s, Register d ) { sra( s, G0, d); } | |
2057 inline void signx( Register d ) { sra( d, G0, d); } | |
2058 | |
2059 inline void not1( Register s, Register d ) { xnor( s, G0, d ); } | |
2060 inline void not1( Register d ) { xnor( d, G0, d ); } | |
2061 | |
2062 inline void neg( Register s, Register d ) { sub( G0, s, d ); } | |
2063 inline void neg( Register d ) { sub( G0, d, d ); } | |
2064 | |
2065 inline void cas( Register s1, Register s2, Register d) { casa( s1, s2, d, ASI_PRIMARY); } | |
2066 inline void casx( Register s1, Register s2, Register d) { casxa(s1, s2, d, ASI_PRIMARY); } | |
2067 // Functions for isolating 64 bit atomic swaps for LP64 | |
2068 // cas_ptr will perform cas for 32 bit VM's and casx for 64 bit VM's | |
2069 inline void cas_ptr( Register s1, Register s2, Register d) { | |
2070 #ifdef _LP64 | |
2071 casx( s1, s2, d ); | |
2072 #else | |
2073 cas( s1, s2, d ); | |
2074 #endif | |
2075 } | |
2076 | |
2077 // Functions for isolating 64 bit shifts for LP64 | |
2078 inline void sll_ptr( Register s1, Register s2, Register d ); | |
2079 inline void sll_ptr( Register s1, int imm6a, Register d ); | |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
2080 inline void sll_ptr( Register s1, RegisterOrConstant s2, Register d ); |
0 | 2081 inline void srl_ptr( Register s1, Register s2, Register d ); |
2082 inline void srl_ptr( Register s1, int imm6a, Register d ); | |
2083 | |
2084 // little-endian | |
2085 inline void casl( Register s1, Register s2, Register d) { casa( s1, s2, d, ASI_PRIMARY_LITTLE); } | |
2086 inline void casxl( Register s1, Register s2, Register d) { casxa(s1, s2, d, ASI_PRIMARY_LITTLE); } | |
2087 | |
2088 inline void inc( Register d, int const13 = 1 ) { add( d, const13, d); } | |
2089 inline void inccc( Register d, int const13 = 1 ) { addcc( d, const13, d); } | |
2090 | |
2091 inline void dec( Register d, int const13 = 1 ) { sub( d, const13, d); } | |
2092 inline void deccc( Register d, int const13 = 1 ) { subcc( d, const13, d); } | |
2093 | |
2094 inline void btst( Register s1, Register s2 ) { andcc( s1, s2, G0 ); } | |
2095 inline void btst( int simm13a, Register s ) { andcc( s, simm13a, G0 ); } | |
2096 | |
2097 inline void bset( Register s1, Register s2 ) { or3( s1, s2, s2 ); } | |
2098 inline void bset( int simm13a, Register s ) { or3( s, simm13a, s ); } | |
2099 | |
2100 inline void bclr( Register s1, Register s2 ) { andn( s1, s2, s2 ); } | |
2101 inline void bclr( int simm13a, Register s ) { andn( s, simm13a, s ); } | |
2102 | |
2103 inline void btog( Register s1, Register s2 ) { xor3( s1, s2, s2 ); } | |
2104 inline void btog( int simm13a, Register s ) { xor3( s, simm13a, s ); } | |
2105 | |
2106 inline void clr( Register d ) { or3( G0, G0, d ); } | |
2107 | |
2108 inline void clrb( Register s1, Register s2); | |
2109 inline void clrh( Register s1, Register s2); | |
2110 inline void clr( Register s1, Register s2); | |
2111 inline void clrx( Register s1, Register s2); | |
2112 | |
2113 inline void clrb( Register s1, int simm13a); | |
2114 inline void clrh( Register s1, int simm13a); | |
2115 inline void clr( Register s1, int simm13a); | |
2116 inline void clrx( Register s1, int simm13a); | |
2117 | |
2118 // copy & clear upper word | |
2119 inline void clruw( Register s, Register d ) { srl( s, G0, d); } | |
2120 // clear upper word | |
2121 inline void clruwu( Register d ) { srl( d, G0, d); } | |
2122 | |
2123 // membar psuedo instruction. takes into account target memory model. | |
2124 inline void membar( Assembler::Membar_mask_bits const7a ); | |
2125 | |
2126 // returns if membar generates anything. | |
2127 inline bool membar_has_effect( Assembler::Membar_mask_bits const7a ); | |
2128 | |
2129 // mov pseudo instructions | |
2130 inline void mov( Register s, Register d) { | |
2131 if ( s != d ) or3( G0, s, d); | |
2132 else assert_not_delayed(); // Put something useful in the delay slot! | |
2133 } | |
2134 | |
2135 inline void mov_or_nop( Register s, Register d) { | |
2136 if ( s != d ) or3( G0, s, d); | |
2137 else nop(); | |
2138 } | |
2139 | |
2140 inline void mov( int simm13a, Register d) { or3( G0, simm13a, d); } | |
2141 | |
2142 // address pseudos: make these names unlike instruction names to avoid confusion | |
2143 inline intptr_t load_pc_address( Register reg, int bytes_to_skip ); | |
1680
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2144 inline void load_contents(const AddressLiteral& addrlit, Register d, int offset = 0); |
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2145 inline void load_ptr_contents(const AddressLiteral& addrlit, Register d, int offset = 0); |
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2146 inline void store_contents(Register s, const AddressLiteral& addrlit, Register temp, int offset = 0); |
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2147 inline void store_ptr_contents(Register s, const AddressLiteral& addrlit, Register temp, int offset = 0); |
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2148 inline void jumpl_to(const AddressLiteral& addrlit, Register temp, Register d, int offset = 0); |
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2149 inline void jump_to(const AddressLiteral& addrlit, Register temp, int offset = 0); |
727 | 2150 inline void jump_indirect_to(Address& a, Register temp, int ld_offset = 0, int jmp_offset = 0); |
0 | 2151 |
2152 // ring buffer traceable jumps | |
2153 | |
2154 void jmp2( Register r1, Register r2, const char* file, int line ); | |
2155 void jmp ( Register r1, int offset, const char* file, int line ); | |
2156 | |
1680
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2157 void jumpl(const AddressLiteral& addrlit, Register temp, Register d, int offset, const char* file, int line); |
a64438a2b7e8
6958465: Sparc aten build24.0: openjdk-7.ea-b96 failed Error: Formal argument ... requires an lvalue
coleenp
parents:
1579
diff
changeset
|
2158 void jump (const AddressLiteral& addrlit, Register temp, int offset, const char* file, int line); |
0 | 2159 |
2160 | |
2161 // argument pseudos: | |
2162 | |
2163 inline void load_argument( Argument& a, Register d ); | |
2164 inline void store_argument( Register s, Argument& a ); | |
2165 inline void store_ptr_argument( Register s, Argument& a ); | |
2166 inline void store_float_argument( FloatRegister s, Argument& a ); | |
2167 inline void store_double_argument( FloatRegister s, Argument& a ); | |
2168 inline void store_long_argument( Register s, Argument& a ); | |
2169 | |
2170 // handy macros: | |
2171 | |
2172 inline void round_to( Register r, int modulus ) { | |
2173 assert_not_delayed(); | |
2174 inc( r, modulus - 1 ); | |
2175 and3( r, -modulus, r ); | |
2176 } | |
2177 | |
2178 // -------------------------------------------------- | |
2179 | |
2180 // Functions for isolating 64 bit loads for LP64 | |
2181 // ld_ptr will perform ld for 32 bit VM's and ldx for 64 bit VM's | |
2182 // st_ptr will perform st for 32 bit VM's and stx for 64 bit VM's | |
727 | 2183 inline void ld_ptr(Register s1, Register s2, Register d); |
2184 inline void ld_ptr(Register s1, int simm13a, Register d); | |
2185 inline void ld_ptr(Register s1, RegisterOrConstant s2, Register d); | |
2186 inline void ld_ptr(const Address& a, Register d, int offset = 0); | |
2187 inline void st_ptr(Register d, Register s1, Register s2); | |
2188 inline void st_ptr(Register d, Register s1, int simm13a); | |
2189 inline void st_ptr(Register d, Register s1, RegisterOrConstant s2); | |
2190 inline void st_ptr(Register d, const Address& a, int offset = 0); | |
2191 | |
2192 #ifdef ASSERT | |
2193 // ByteSize is only a class when ASSERT is defined, otherwise it's an int. | |
2194 inline void ld_ptr(Register s1, ByteSize simm13a, Register d); | |
2195 inline void st_ptr(Register d, Register s1, ByteSize simm13a); | |
2196 #endif | |
0 | 2197 |
1503 | 2198 // ld_long will perform ldd for 32 bit VM's and ldx for 64 bit VM's |
2199 // st_long will perform std for 32 bit VM's and stx for 64 bit VM's | |
727 | 2200 inline void ld_long(Register s1, Register s2, Register d); |
2201 inline void ld_long(Register s1, int simm13a, Register d); | |
2202 inline void ld_long(Register s1, RegisterOrConstant s2, Register d); | |
2203 inline void ld_long(const Address& a, Register d, int offset = 0); | |
2204 inline void st_long(Register d, Register s1, Register s2); | |
2205 inline void st_long(Register d, Register s1, int simm13a); | |
2206 inline void st_long(Register d, Register s1, RegisterOrConstant s2); | |
2207 inline void st_long(Register d, const Address& a, int offset = 0); | |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
420
diff
changeset
|
2208 |
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2209 // Helpers for address formation. |
1503 | 2210 // - They emit only a move if s2 is a constant zero. |
2211 // - If dest is a constant and either s1 or s2 is a register, the temp argument is required and becomes the result. | |
2212 // - If dest is a register and either s1 or s2 is a non-simm13 constant, the temp argument is required and used to materialize the constant. | |
2213 RegisterOrConstant regcon_andn_ptr(RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp = noreg); | |
2214 RegisterOrConstant regcon_inc_ptr( RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp = noreg); | |
2215 RegisterOrConstant regcon_sll_ptr( RegisterOrConstant s1, RegisterOrConstant s2, RegisterOrConstant d, Register temp = noreg); | |
2216 | |
2217 RegisterOrConstant ensure_simm13_or_reg(RegisterOrConstant src, Register temp) { | |
2218 if (is_simm13(src.constant_or_zero())) | |
2219 return src; // register or short constant | |
2220 guarantee(temp != noreg, "constant offset overflow"); | |
2221 set(src.as_constant(), temp); | |
2222 return temp; | |
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2223 } |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2224 |
0 | 2225 // -------------------------------------------------- |
2226 | |
2227 public: | |
2228 // traps as per trap.h (SPARC ABI?) | |
2229 | |
2230 void breakpoint_trap(); | |
2231 void breakpoint_trap(Condition c, CC cc = icc); | |
2232 void flush_windows_trap(); | |
2233 void clean_windows_trap(); | |
2234 void get_psr_trap(); | |
2235 void set_psr_trap(); | |
2236 | |
2237 // V8/V9 flush_windows | |
2238 void flush_windows(); | |
2239 | |
2240 // Support for serializing memory accesses between threads | |
2241 void serialize_memory(Register thread, Register tmp1, Register tmp2); | |
2242 | |
2243 // Stack frame creation/removal | |
2244 void enter(); | |
2245 void leave(); | |
2246 | |
2247 // V8/V9 integer multiply | |
2248 void mult(Register s1, Register s2, Register d); | |
2249 void mult(Register s1, int simm13a, Register d); | |
2250 | |
2251 // V8/V9 read and write of condition codes. | |
2252 void read_ccr(Register d); | |
2253 void write_ccr(Register s); | |
2254 | |
2255 // Manipulation of C++ bools | |
2256 // These are idioms to flag the need for care with accessing bools but on | |
2257 // this platform we assume byte size | |
2258 | |
727 | 2259 inline void stbool(Register d, const Address& a) { stb(d, a); } |
2260 inline void ldbool(const Address& a, Register d) { ldsb(a, d); } | |
0 | 2261 inline void movbool( bool boolconst, Register d) { mov( (int) boolconst, d); } |
2262 | |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2263 // klass oop manipulations if compressed |
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
124
diff
changeset
|
2264 void load_klass(Register src_oop, Register klass); |
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
124
diff
changeset
|
2265 void store_klass(Register klass, Register dst_oop); |
167
feeb96a45707
6696264: assert("narrow oop can never be zero") for GCBasher & ParNewGC
coleenp
parents:
164
diff
changeset
|
2266 void store_klass_gap(Register s, Register dst_oop); |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2267 |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2268 // oop manipulations |
727 | 2269 void load_heap_oop(const Address& s, Register d); |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2270 void load_heap_oop(Register s1, Register s2, Register d); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2271 void load_heap_oop(Register s1, int simm13a, Register d); |
1846 | 2272 void load_heap_oop(Register s1, RegisterOrConstant s2, Register d); |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2273 void store_heap_oop(Register d, Register s1, Register s2); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2274 void store_heap_oop(Register d, Register s1, int simm13a); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2275 void store_heap_oop(Register d, const Address& a, int offset = 0); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2276 |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2277 void encode_heap_oop(Register src, Register dst); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2278 void encode_heap_oop(Register r) { |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2279 encode_heap_oop(r, r); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2280 } |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2281 void decode_heap_oop(Register src, Register dst); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2282 void decode_heap_oop(Register r) { |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2283 decode_heap_oop(r, r); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2284 } |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2285 void encode_heap_oop_not_null(Register r); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2286 void decode_heap_oop_not_null(Register r); |
124
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
2287 void encode_heap_oop_not_null(Register src, Register dst); |
b130b98db9cf
6689060: Escape Analysis does not work with Compressed Oops
kvn
parents:
113
diff
changeset
|
2288 void decode_heap_oop_not_null(Register src, Register dst); |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2289 |
0 | 2290 // Support for managing the JavaThread pointer (i.e.; the reference to |
2291 // thread-local information). | |
2292 void get_thread(); // load G2_thread | |
2293 void verify_thread(); // verify G2_thread contents | |
2294 void save_thread (const Register threache); // save to cache | |
2295 void restore_thread(const Register thread_cache); // restore from cache | |
2296 | |
2297 // Support for last Java frame (but use call_VM instead where possible) | |
2298 void set_last_Java_frame(Register last_java_sp, Register last_Java_pc); | |
2299 void reset_last_Java_frame(void); | |
2300 | |
2301 // Call into the VM. | |
2302 // Passes the thread pointer (in O0) as a prepended argument. | |
2303 // Makes sure oop return values are visible to the GC. | |
2304 void call_VM(Register oop_result, address entry_point, int number_of_arguments = 0, bool check_exceptions = true); | |
2305 void call_VM(Register oop_result, address entry_point, Register arg_1, bool check_exceptions = true); | |
2306 void call_VM(Register oop_result, address entry_point, Register arg_1, Register arg_2, bool check_exceptions = true); | |
2307 void call_VM(Register oop_result, address entry_point, Register arg_1, Register arg_2, Register arg_3, bool check_exceptions = true); | |
2308 | |
2309 // these overloadings are not presently used on SPARC: | |
2310 void call_VM(Register oop_result, Register last_java_sp, address entry_point, int number_of_arguments = 0, bool check_exceptions = true); | |
2311 void call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, bool check_exceptions = true); | |
2312 void call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, bool check_exceptions = true); | |
2313 void call_VM(Register oop_result, Register last_java_sp, address entry_point, Register arg_1, Register arg_2, Register arg_3, bool check_exceptions = true); | |
2314 | |
2315 void call_VM_leaf(Register thread_cache, address entry_point, int number_of_arguments = 0); | |
2316 void call_VM_leaf(Register thread_cache, address entry_point, Register arg_1); | |
2317 void call_VM_leaf(Register thread_cache, address entry_point, Register arg_1, Register arg_2); | |
2318 void call_VM_leaf(Register thread_cache, address entry_point, Register arg_1, Register arg_2, Register arg_3); | |
2319 | |
2320 void get_vm_result (Register oop_result); | |
2321 void get_vm_result_2(Register oop_result); | |
2322 | |
2323 // vm result is currently getting hijacked to for oop preservation | |
2324 void set_vm_result(Register oop_result); | |
2325 | |
2326 // if call_VM_base was called with check_exceptions=false, then call | |
2327 // check_and_forward_exception to handle exceptions when it is safe | |
2328 void check_and_forward_exception(Register scratch_reg); | |
2329 | |
2330 private: | |
2331 // For V8 | |
2332 void read_ccr_trap(Register ccr_save); | |
2333 void write_ccr_trap(Register ccr_save1, Register scratch1, Register scratch2); | |
2334 | |
2335 #ifdef ASSERT | |
2336 // For V8 debugging. Uses V8 instruction sequence and checks | |
2337 // result with V9 insturctions rdccr and wrccr. | |
2338 // Uses Gscatch and Gscatch2 | |
2339 void read_ccr_v8_assert(Register ccr_save); | |
2340 void write_ccr_v8_assert(Register ccr_save); | |
2341 #endif // ASSERT | |
2342 | |
2343 public: | |
342
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2344 |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2345 // Write to card table for - register is destroyed afterwards. |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2346 void card_table_write(jbyte* byte_map_base, Register tmp, Register obj); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2347 |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2348 void card_write_barrier_post(Register store_addr, Register new_val, Register tmp); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2349 |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2350 #ifndef SERIALGC |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2258
diff
changeset
|
2351 // General G1 pre-barrier generator. |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2258
diff
changeset
|
2352 void g1_write_barrier_pre(Register obj, Register index, int offset, Register pre_val, Register tmp, bool preserve_o_regs); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2258
diff
changeset
|
2353 |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2258
diff
changeset
|
2354 // General G1 post-barrier generator |
342
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2355 void g1_write_barrier_post(Register store_addr, Register new_val, Register tmp); |
37f87013dfd8
6711316: Open source the Garbage-First garbage collector
ysr
parents:
124
diff
changeset
|
2356 #endif // SERIALGC |
0 | 2357 |
2358 // pushes double TOS element of FPU stack on CPU stack; pops from FPU stack | |
2359 void push_fTOS(); | |
2360 | |
2361 // pops double TOS element from CPU stack and pushes on FPU stack | |
2362 void pop_fTOS(); | |
2363 | |
2364 void empty_FPU_stack(); | |
2365 | |
2366 void push_IU_state(); | |
2367 void pop_IU_state(); | |
2368 | |
2369 void push_FPU_state(); | |
2370 void pop_FPU_state(); | |
2371 | |
2372 void push_CPU_state(); | |
2373 void pop_CPU_state(); | |
2374 | |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2375 // if heap base register is used - reinit it with the correct value |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2376 void reinit_heapbase(); |
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
0
diff
changeset
|
2377 |
0 | 2378 // Debugging |
2379 void _verify_oop(Register reg, const char * msg, const char * file, int line); | |
2380 void _verify_oop_addr(Address addr, const char * msg, const char * file, int line); | |
2381 | |
2382 #define verify_oop(reg) _verify_oop(reg, "broken oop " #reg, __FILE__, __LINE__) | |
2383 #define verify_oop_addr(addr) _verify_oop_addr(addr, "broken oop addr ", __FILE__, __LINE__) | |
2384 | |
2385 // only if +VerifyOops | |
2386 void verify_FPU(int stack_depth, const char* s = "illegal FPU state"); | |
2387 // only if +VerifyFPU | |
2388 void stop(const char* msg); // prints msg, dumps registers and stops execution | |
2389 void warn(const char* msg); // prints msg, but don't stop | |
2390 void untested(const char* what = ""); | |
1846 | 2391 void unimplemented(const char* what = "") { char* b = new char[1024]; jio_snprintf(b, 1024, "unimplemented: %s", what); stop(b); } |
0 | 2392 void should_not_reach_here() { stop("should not reach here"); } |
2393 void print_CPU_state(); | |
2394 | |
2395 // oops in code | |
727 | 2396 AddressLiteral allocate_oop_address(jobject obj); // allocate_index |
2397 AddressLiteral constant_oop_address(jobject obj); // find_index | |
2398 inline void set_oop (jobject obj, Register d); // uses allocate_oop_address | |
2399 inline void set_oop_constant (jobject obj, Register d); // uses constant_oop_address | |
1547
fb1a39993f69
6951319: enable solaris builds using Sun Studio 12 update 1
jcoomes
parents:
1513
diff
changeset
|
2400 inline void set_oop (const AddressLiteral& obj_addr, Register d); // same as load_address |
0 | 2401 |
164
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
124
diff
changeset
|
2402 void set_narrow_oop( jobject obj, Register d ); |
c436414a719e
6703890: Compressed Oops: add LoadNKlass node to generate narrow oops (32-bits) compare instructions
kvn
parents:
124
diff
changeset
|
2403 |
0 | 2404 // nop padding |
2405 void align(int modulus); | |
2406 | |
2407 // declare a safepoint | |
2408 void safepoint(); | |
2409 | |
2410 // factor out part of stop into subroutine to save space | |
2411 void stop_subroutine(); | |
2412 // factor out part of verify_oop into subroutine to save space | |
2413 void verify_oop_subroutine(); | |
2414 | |
2415 // side-door communication with signalHandler in os_solaris.cpp | |
2416 static address _verify_oop_implicit_branch[3]; | |
2417 | |
2418 #ifndef PRODUCT | |
2419 static void test(); | |
2420 #endif | |
2421 | |
2422 // convert an incoming arglist to varargs format; put the pointer in d | |
2423 void set_varargs( Argument a, Register d ); | |
2424 | |
2425 int total_frame_size_in_bytes(int extraWords); | |
2426 | |
2427 // used when extraWords known statically | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
2428 void save_frame(int extraWords = 0); |
0 | 2429 void save_frame_c1(int size_in_bytes); |
2430 // make a frame, and simultaneously pass up one or two register value | |
2431 // into the new register window | |
2432 void save_frame_and_mov(int extraWords, Register s1, Register d1, Register s2 = Register(), Register d2 = Register()); | |
2433 | |
2434 // give no. (outgoing) params, calc # of words will need on frame | |
2435 void calc_mem_param_words(Register Rparam_words, Register Rresult); | |
2436 | |
2437 // used to calculate frame size dynamically | |
2438 // result is in bytes and must be negated for save inst | |
2439 void calc_frame_size(Register extraWords, Register resultReg); | |
2440 | |
2441 // calc and also save | |
2442 void calc_frame_size_and_save(Register extraWords, Register resultReg); | |
2443 | |
2444 static void debug(char* msg, RegistersForDebugging* outWindow); | |
2445 | |
2446 // implementations of bytecodes used by both interpreter and compiler | |
2447 | |
2448 void lcmp( Register Ra_hi, Register Ra_low, | |
2449 Register Rb_hi, Register Rb_low, | |
2450 Register Rresult); | |
2451 | |
2452 void lneg( Register Rhi, Register Rlow ); | |
2453 | |
2454 void lshl( Register Rin_high, Register Rin_low, Register Rcount, | |
2455 Register Rout_high, Register Rout_low, Register Rtemp ); | |
2456 | |
2457 void lshr( Register Rin_high, Register Rin_low, Register Rcount, | |
2458 Register Rout_high, Register Rout_low, Register Rtemp ); | |
2459 | |
2460 void lushr( Register Rin_high, Register Rin_low, Register Rcount, | |
2461 Register Rout_high, Register Rout_low, Register Rtemp ); | |
2462 | |
2463 #ifdef _LP64 | |
2464 void lcmp( Register Ra, Register Rb, Register Rresult); | |
2465 #endif | |
2466 | |
2258
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2131
diff
changeset
|
2467 // Load and store values by size and signed-ness |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2131
diff
changeset
|
2468 void load_sized_value( Address src, Register dst, size_t size_in_bytes, bool is_signed); |
28bf941f445e
7018378: JSR 292: _bound_int_mh produces wrong result on 64-bit SPARC
twisti
parents:
2131
diff
changeset
|
2469 void store_sized_value(Register src, Address dst, size_t size_in_bytes); |
1503 | 2470 |
0 | 2471 void float_cmp( bool is_float, int unordered_result, |
2472 FloatRegister Fa, FloatRegister Fb, | |
2473 Register Rresult); | |
2474 | |
2475 void fneg( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d); | |
2476 void fneg( FloatRegisterImpl::Width w, FloatRegister sd ) { Assembler::fneg(w, sd); } | |
2477 void fmov( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d); | |
2478 void fabs( FloatRegisterImpl::Width w, FloatRegister s, FloatRegister d); | |
2479 | |
2480 void save_all_globals_into_locals(); | |
2481 void restore_globals_from_locals(); | |
2482 | |
2483 void casx_under_lock(Register top_ptr_reg, Register top_reg, Register ptr_reg, | |
2484 address lock_addr=0, bool use_call_vm=false); | |
2485 void cas_under_lock(Register top_ptr_reg, Register top_reg, Register ptr_reg, | |
2486 address lock_addr=0, bool use_call_vm=false); | |
2487 void casn (Register addr_reg, Register cmp_reg, Register set_reg) ; | |
2488 | |
2489 // These set the icc condition code to equal if the lock succeeded | |
2490 // and notEqual if it failed and requires a slow case | |
420
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
356
diff
changeset
|
2491 void compiler_lock_object(Register Roop, Register Rmark, Register Rbox, |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
356
diff
changeset
|
2492 Register Rscratch, |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
356
diff
changeset
|
2493 BiasedLockingCounters* counters = NULL, |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
356
diff
changeset
|
2494 bool try_bias = UseBiasedLocking); |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
356
diff
changeset
|
2495 void compiler_unlock_object(Register Roop, Register Rmark, Register Rbox, |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
356
diff
changeset
|
2496 Register Rscratch, |
a1980da045cc
6462850: generate biased locking code in C2 ideal graph
kvn
parents:
356
diff
changeset
|
2497 bool try_bias = UseBiasedLocking); |
0 | 2498 |
2499 // Biased locking support | |
2500 // Upon entry, lock_reg must point to the lock record on the stack, | |
2501 // obj_reg must contain the target object, and mark_reg must contain | |
2502 // the target object's header. | |
2503 // Destroys mark_reg if an attempt is made to bias an anonymously | |
2504 // biased lock. In this case a failure will go either to the slow | |
2505 // case or fall through with the notEqual condition code set with | |
2506 // the expectation that the slow case in the runtime will be called. | |
2507 // In the fall-through case where the CAS-based lock is done, | |
2508 // mark_reg is not destroyed. | |
2509 void biased_locking_enter(Register obj_reg, Register mark_reg, Register temp_reg, | |
2510 Label& done, Label* slow_case = NULL, | |
2511 BiasedLockingCounters* counters = NULL); | |
2512 // Upon entry, the base register of mark_addr must contain the oop. | |
2513 // Destroys temp_reg. | |
2514 | |
2515 // If allow_delay_slot_filling is set to true, the next instruction | |
2516 // emitted after this one will go in an annulled delay slot if the | |
2517 // biased locking exit case failed. | |
2518 void biased_locking_exit(Address mark_addr, Register temp_reg, Label& done, bool allow_delay_slot_filling = false); | |
2519 | |
2520 // allocation | |
2521 void eden_allocate( | |
2522 Register obj, // result: pointer to object after successful allocation | |
2523 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise | |
2524 int con_size_in_bytes, // object size in bytes if known at compile time | |
2525 Register t1, // temp register | |
2526 Register t2, // temp register | |
2527 Label& slow_case // continuation point if fast allocation fails | |
2528 ); | |
2529 void tlab_allocate( | |
2530 Register obj, // result: pointer to object after successful allocation | |
2531 Register var_size_in_bytes, // object size in bytes if unknown at compile time; invalid otherwise | |
2532 int con_size_in_bytes, // object size in bytes if known at compile time | |
2533 Register t1, // temp register | |
2534 Label& slow_case // continuation point if fast allocation fails | |
2535 ); | |
2536 void tlab_refill(Label& retry_tlab, Label& try_eden, Label& slow_case); | |
2127
5577848f5923
7011463: Sparc MacroAssembler::incr_allocated_bytes() needs a RegisterOrConstant argument
phh
parents:
2102
diff
changeset
|
2537 void incr_allocated_bytes(RegisterOrConstant size_in_bytes, |
5577848f5923
7011463: Sparc MacroAssembler::incr_allocated_bytes() needs a RegisterOrConstant argument
phh
parents:
2102
diff
changeset
|
2538 Register t1, Register t2); |
0 | 2539 |
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2540 // interface method calling |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2541 void lookup_interface_method(Register recv_klass, |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2542 Register intf_klass, |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
2543 RegisterOrConstant itable_index, |
623
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2544 Register method_result, |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2545 Register temp_reg, Register temp2_reg, |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2546 Label& no_such_interface); |
9adddb8c0fc8
6812831: factor duplicated assembly code for megamorphic invokeinterface (for 6655638)
jrose
parents:
622
diff
changeset
|
2547 |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2548 // Test sub_klass against super_klass, with fast and slow paths. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2549 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2550 // The fast path produces a tri-state answer: yes / no / maybe-slow. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2551 // One of the three labels can be NULL, meaning take the fall-through. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2552 // If super_check_offset is -1, the value is loaded up from super_klass. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2553 // No registers are killed, except temp_reg and temp2_reg. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2554 // If super_check_offset is not -1, temp2_reg is not used and can be noreg. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2555 void check_klass_subtype_fast_path(Register sub_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2556 Register super_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2557 Register temp_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2558 Register temp2_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2559 Label* L_success, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2560 Label* L_failure, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2561 Label* L_slow_path, |
3839 | 2562 RegisterOrConstant super_check_offset = RegisterOrConstant(-1)); |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2563 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2564 // The rest of the type check; must be wired to a corresponding fast path. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2565 // It does not repeat the fast path logic, so don't use it standalone. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2566 // The temp_reg can be noreg, if no temps are available. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2567 // It can also be sub_klass or super_klass, meaning it's OK to kill that one. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2568 // Updates the sub's secondary super cache as necessary. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2569 void check_klass_subtype_slow_path(Register sub_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2570 Register super_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2571 Register temp_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2572 Register temp2_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2573 Register temp3_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2574 Register temp4_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2575 Label* L_success, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2576 Label* L_failure); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2577 |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2578 // Simplified, combined version, good for typical uses. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2579 // Falls through on failure. |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2580 void check_klass_subtype(Register sub_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2581 Register super_klass, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2582 Register temp_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2583 Register temp2_reg, |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2584 Label& L_success); |
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2585 |
710 | 2586 // method handles (JSR 292) |
2587 void check_method_handle_type(Register mtype_reg, Register mh_reg, | |
2588 Register temp_reg, | |
2589 Label& wrong_method_type); | |
1503 | 2590 void load_method_handle_vmslots(Register vmslots_reg, Register mh_reg, |
2591 Register temp_reg); | |
2592 void jump_to_method_handle_entry(Register mh_reg, Register temp_reg, bool emit_delayed_nop = true); | |
710 | 2593 // offset relative to Gargs of argument at tos[arg_slot]. |
2594 // (arg_slot == 0 means the last argument, not the first). | |
2595 RegisterOrConstant argument_offset(RegisterOrConstant arg_slot, | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
2596 Register temp_reg, |
710 | 2597 int extra_slot_offset = 0); |
1503 | 2598 // Address of Gargs and argument_offset. |
2599 Address argument_address(RegisterOrConstant arg_slot, | |
3753
cba7b5c2d53f
7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents:
3249
diff
changeset
|
2600 Register temp_reg, |
1503 | 2601 int extra_slot_offset = 0); |
644
c517646eef23
6813212: factor duplicated assembly code for general subclass check (for 6655638)
jrose
parents:
623
diff
changeset
|
2602 |
0 | 2603 // Stack overflow checking |
2604 | |
2605 // Note: this clobbers G3_scratch | |
2606 void bang_stack_with_offset(int offset) { | |
2607 // stack grows down, caller passes positive offset | |
2608 assert(offset > 0, "must bang with negative offset"); | |
2609 set((-offset)+STACK_BIAS, G3_scratch); | |
2610 st(G0, SP, G3_scratch); | |
2611 } | |
2612 | |
2613 // Writes to stack successive pages until offset reached to check for | |
2614 // stack overflow + shadow pages. Clobbers tsp and scratch registers. | |
2615 void bang_stack_size(Register Rsize, Register Rtsp, Register Rscratch); | |
2616 | |
665
c89f86385056
6814659: separable cleanups and subroutines for 6655638
jrose
parents:
644
diff
changeset
|
2617 virtual RegisterOrConstant delayed_value_impl(intptr_t* delayed_value_addr, Register tmp, int offset); |
622
56aae7be60d4
6812678: macro assembler needs delayed binding of a few constants (for 6655638)
jrose
parents:
420
diff
changeset
|
2618 |
0 | 2619 void verify_tlab(); |
2620 | |
2621 Condition negate_condition(Condition cond); | |
2622 | |
2623 // Helper functions for statistics gathering. | |
2624 // Conditionally (non-atomically) increments passed counter address, preserving condition codes. | |
2625 void cond_inc(Condition cond, address counter_addr, Register Rtemp1, Register Rtemp2); | |
2626 // Unconditional increment. | |
727 | 2627 void inc_counter(address counter_addr, Register Rtmp1, Register Rtmp2); |
2628 void inc_counter(int* counter_addr, Register Rtmp1, Register Rtmp2); | |
0 | 2629 |
986
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
727
diff
changeset
|
2630 // Compare char[] arrays aligned to 4 bytes. |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
727
diff
changeset
|
2631 void char_arrays_equals(Register ary1, Register ary2, |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
727
diff
changeset
|
2632 Register limit, Register result, |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
727
diff
changeset
|
2633 Register chr1, Register chr2, Label& Ldone); |
62001a362ce9
6827605: new String intrinsics may prevent EA scalar replacement
kvn
parents:
727
diff
changeset
|
2634 |
0 | 2635 #undef VIRTUAL |
2636 | |
2637 }; | |
2638 | |
2639 /** | |
2640 * class SkipIfEqual: | |
2641 * | |
2642 * Instantiating this class will result in assembly code being output that will | |
2643 * jump around any code emitted between the creation of the instance and it's | |
2644 * automatic destruction at the end of a scope block, depending on the value of | |
2645 * the flag passed to the constructor, which will be checked at run-time. | |
2646 */ | |
2647 class SkipIfEqual : public StackObj { | |
2648 private: | |
2649 MacroAssembler* _masm; | |
2650 Label _label; | |
2651 | |
2652 public: | |
2653 // 'temp' is a temp register that this object can use (and trash) | |
2654 SkipIfEqual(MacroAssembler*, Register temp, | |
2655 const bool* flag_addr, Assembler::Condition condition); | |
2656 ~SkipIfEqual(); | |
2657 }; | |
2658 | |
2659 #ifdef ASSERT | |
2660 // On RISC, there's no benefit to verifying instruction boundaries. | |
2661 inline bool AbstractAssembler::pd_check_instruction_mark() { return false; } | |
2662 #endif | |
1972 | 2663 |
2664 #endif // CPU_SPARC_VM_ASSEMBLER_SPARC_HPP |