Mercurial > hg > graal-compiler
annotate src/cpu/x86/vm/c1_CodeStubs_x86.cpp @ 10421:1669d8b5863a
aot verify: check if string constant is really a interned string; javadoc updates
author | Bernhard Urban <bernhard.urban@jku.at> |
---|---|
date | Wed, 19 Jun 2013 23:47:07 +0200 |
parents | 46f6f063b272 |
children | f98f5d48f511 |
rev | line source |
---|---|
0 | 1 /* |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
2 * Copyright (c) 1999, 2012, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1295
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1295
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1295
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
1972 | 25 #include "precompiled.hpp" |
26 #include "c1/c1_CodeStubs.hpp" | |
27 #include "c1/c1_FrameMap.hpp" | |
28 #include "c1/c1_LIRAssembler.hpp" | |
29 #include "c1/c1_MacroAssembler.hpp" | |
30 #include "c1/c1_Runtime1.hpp" | |
31 #include "nativeInst_x86.hpp" | |
32 #include "runtime/sharedRuntime.hpp" | |
8001
db9981fd3124
8005915: Unify SERIALGC and INCLUDE_ALTERNATE_GCS
jprovino
parents:
7430
diff
changeset
|
33 #include "utilities/macros.hpp" |
1972 | 34 #include "vmreg_x86.inline.hpp" |
8001
db9981fd3124
8005915: Unify SERIALGC and INCLUDE_ALTERNATE_GCS
jprovino
parents:
7430
diff
changeset
|
35 #if INCLUDE_ALL_GCS |
1972 | 36 #include "gc_implementation/g1/g1SATBCardTableModRefBS.hpp" |
8001
db9981fd3124
8005915: Unify SERIALGC and INCLUDE_ALTERNATE_GCS
jprovino
parents:
7430
diff
changeset
|
37 #endif // INCLUDE_ALL_GCS |
0 | 38 |
39 | |
40 #define __ ce->masm()-> | |
41 | |
42 float ConversionStub::float_zero = 0.0; | |
43 double ConversionStub::double_zero = 0.0; | |
44 | |
45 void ConversionStub::emit_code(LIR_Assembler* ce) { | |
46 __ bind(_entry); | |
47 assert(bytecode() == Bytecodes::_f2i || bytecode() == Bytecodes::_d2i, "other conversions do not require stub"); | |
48 | |
49 | |
50 if (input()->is_single_xmm()) { | |
51 __ comiss(input()->as_xmm_float_reg(), | |
52 ExternalAddress((address)&float_zero)); | |
53 } else if (input()->is_double_xmm()) { | |
54 __ comisd(input()->as_xmm_double_reg(), | |
55 ExternalAddress((address)&double_zero)); | |
56 } else { | |
304 | 57 LP64_ONLY(ShouldNotReachHere()); |
58 __ push(rax); | |
0 | 59 __ ftst(); |
60 __ fnstsw_ax(); | |
61 __ sahf(); | |
304 | 62 __ pop(rax); |
0 | 63 } |
64 | |
65 Label NaN, do_return; | |
66 __ jccb(Assembler::parity, NaN); | |
67 __ jccb(Assembler::below, do_return); | |
68 | |
69 // input is > 0 -> return maxInt | |
70 // result register already contains 0x80000000, so subtracting 1 gives 0x7fffffff | |
71 __ decrement(result()->as_register()); | |
72 __ jmpb(do_return); | |
73 | |
74 // input is NaN -> return 0 | |
75 __ bind(NaN); | |
304 | 76 __ xorptr(result()->as_register(), result()->as_register()); |
0 | 77 |
78 __ bind(do_return); | |
79 __ jmp(_continuation); | |
80 } | |
81 | |
82 void CounterOverflowStub::emit_code(LIR_Assembler* ce) { | |
83 __ bind(_entry); | |
1783 | 84 ce->store_parameter(_method->as_register(), 1); |
0 | 85 ce->store_parameter(_bci, 0); |
86 __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::counter_overflow_id))); | |
87 ce->add_call_info_here(_info); | |
88 ce->verify_oop_map(_info); | |
89 __ jmp(_continuation); | |
90 } | |
91 | |
92 RangeCheckStub::RangeCheckStub(CodeEmitInfo* info, LIR_Opr index, | |
93 bool throw_index_out_of_bounds_exception) | |
94 : _throw_index_out_of_bounds_exception(throw_index_out_of_bounds_exception) | |
95 , _index(index) | |
96 { | |
1819 | 97 assert(info != NULL, "must have info"); |
98 _info = new CodeEmitInfo(info); | |
0 | 99 } |
100 | |
101 | |
102 void RangeCheckStub::emit_code(LIR_Assembler* ce) { | |
103 __ bind(_entry); | |
8860 | 104 if (_info->deoptimize_on_exception()) { |
105 address a = Runtime1::entry_for(Runtime1::predicate_failed_trap_id); | |
106 __ call(RuntimeAddress(a)); | |
107 ce->add_call_info_here(_info); | |
108 ce->verify_oop_map(_info); | |
109 debug_only(__ should_not_reach_here()); | |
110 return; | |
111 } | |
112 | |
0 | 113 // pass the array index on stack because all registers must be preserved |
114 if (_index->is_cpu_register()) { | |
115 ce->store_parameter(_index->as_register(), 0); | |
116 } else { | |
117 ce->store_parameter(_index->as_jint(), 0); | |
118 } | |
119 Runtime1::StubID stub_id; | |
120 if (_throw_index_out_of_bounds_exception) { | |
121 stub_id = Runtime1::throw_index_exception_id; | |
122 } else { | |
123 stub_id = Runtime1::throw_range_check_failed_id; | |
124 } | |
125 __ call(RuntimeAddress(Runtime1::entry_for(stub_id))); | |
126 ce->add_call_info_here(_info); | |
8860 | 127 ce->verify_oop_map(_info); |
0 | 128 debug_only(__ should_not_reach_here()); |
129 } | |
130 | |
8860 | 131 PredicateFailedStub::PredicateFailedStub(CodeEmitInfo* info) { |
132 _info = new CodeEmitInfo(info); | |
133 } | |
134 | |
135 void PredicateFailedStub::emit_code(LIR_Assembler* ce) { | |
136 __ bind(_entry); | |
137 address a = Runtime1::entry_for(Runtime1::predicate_failed_trap_id); | |
138 __ call(RuntimeAddress(a)); | |
139 ce->add_call_info_here(_info); | |
140 ce->verify_oop_map(_info); | |
141 debug_only(__ should_not_reach_here()); | |
142 } | |
0 | 143 |
144 void DivByZeroStub::emit_code(LIR_Assembler* ce) { | |
145 if (_offset != -1) { | |
146 ce->compilation()->implicit_exception_table()->append(_offset, __ offset()); | |
147 } | |
148 __ bind(_entry); | |
149 __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::throw_div0_exception_id))); | |
150 ce->add_call_info_here(_info); | |
151 debug_only(__ should_not_reach_here()); | |
152 } | |
153 | |
154 | |
155 // Implementation of NewInstanceStub | |
156 | |
157 NewInstanceStub::NewInstanceStub(LIR_Opr klass_reg, LIR_Opr result, ciInstanceKlass* klass, CodeEmitInfo* info, Runtime1::StubID stub_id) { | |
158 _result = result; | |
159 _klass = klass; | |
160 _klass_reg = klass_reg; | |
161 _info = new CodeEmitInfo(info); | |
162 assert(stub_id == Runtime1::new_instance_id || | |
163 stub_id == Runtime1::fast_new_instance_id || | |
164 stub_id == Runtime1::fast_new_instance_init_check_id, | |
165 "need new_instance id"); | |
166 _stub_id = stub_id; | |
167 } | |
168 | |
169 | |
170 void NewInstanceStub::emit_code(LIR_Assembler* ce) { | |
171 assert(__ rsp_offset() == 0, "frame size should be fixed"); | |
172 __ bind(_entry); | |
304 | 173 __ movptr(rdx, _klass_reg->as_register()); |
0 | 174 __ call(RuntimeAddress(Runtime1::entry_for(_stub_id))); |
175 ce->add_call_info_here(_info); | |
176 ce->verify_oop_map(_info); | |
177 assert(_result->as_register() == rax, "result must in rax,"); | |
178 __ jmp(_continuation); | |
179 } | |
180 | |
181 | |
182 // Implementation of NewTypeArrayStub | |
183 | |
184 NewTypeArrayStub::NewTypeArrayStub(LIR_Opr klass_reg, LIR_Opr length, LIR_Opr result, CodeEmitInfo* info) { | |
185 _klass_reg = klass_reg; | |
186 _length = length; | |
187 _result = result; | |
188 _info = new CodeEmitInfo(info); | |
189 } | |
190 | |
191 | |
192 void NewTypeArrayStub::emit_code(LIR_Assembler* ce) { | |
193 assert(__ rsp_offset() == 0, "frame size should be fixed"); | |
194 __ bind(_entry); | |
195 assert(_length->as_register() == rbx, "length must in rbx,"); | |
196 assert(_klass_reg->as_register() == rdx, "klass_reg must in rdx"); | |
197 __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::new_type_array_id))); | |
198 ce->add_call_info_here(_info); | |
199 ce->verify_oop_map(_info); | |
200 assert(_result->as_register() == rax, "result must in rax,"); | |
201 __ jmp(_continuation); | |
202 } | |
203 | |
204 | |
205 // Implementation of NewObjectArrayStub | |
206 | |
207 NewObjectArrayStub::NewObjectArrayStub(LIR_Opr klass_reg, LIR_Opr length, LIR_Opr result, CodeEmitInfo* info) { | |
208 _klass_reg = klass_reg; | |
209 _result = result; | |
210 _length = length; | |
211 _info = new CodeEmitInfo(info); | |
212 } | |
213 | |
214 | |
215 void NewObjectArrayStub::emit_code(LIR_Assembler* ce) { | |
216 assert(__ rsp_offset() == 0, "frame size should be fixed"); | |
217 __ bind(_entry); | |
218 assert(_length->as_register() == rbx, "length must in rbx,"); | |
219 assert(_klass_reg->as_register() == rdx, "klass_reg must in rdx"); | |
220 __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::new_object_array_id))); | |
221 ce->add_call_info_here(_info); | |
222 ce->verify_oop_map(_info); | |
223 assert(_result->as_register() == rax, "result must in rax,"); | |
224 __ jmp(_continuation); | |
225 } | |
226 | |
227 | |
228 // Implementation of MonitorAccessStubs | |
229 | |
230 MonitorEnterStub::MonitorEnterStub(LIR_Opr obj_reg, LIR_Opr lock_reg, CodeEmitInfo* info) | |
231 : MonitorAccessStub(obj_reg, lock_reg) | |
232 { | |
233 _info = new CodeEmitInfo(info); | |
234 } | |
235 | |
236 | |
237 void MonitorEnterStub::emit_code(LIR_Assembler* ce) { | |
238 assert(__ rsp_offset() == 0, "frame size should be fixed"); | |
239 __ bind(_entry); | |
240 ce->store_parameter(_obj_reg->as_register(), 1); | |
241 ce->store_parameter(_lock_reg->as_register(), 0); | |
242 Runtime1::StubID enter_id; | |
243 if (ce->compilation()->has_fpu_code()) { | |
244 enter_id = Runtime1::monitorenter_id; | |
245 } else { | |
246 enter_id = Runtime1::monitorenter_nofpu_id; | |
247 } | |
248 __ call(RuntimeAddress(Runtime1::entry_for(enter_id))); | |
249 ce->add_call_info_here(_info); | |
250 ce->verify_oop_map(_info); | |
251 __ jmp(_continuation); | |
252 } | |
253 | |
254 | |
255 void MonitorExitStub::emit_code(LIR_Assembler* ce) { | |
256 __ bind(_entry); | |
257 if (_compute_lock) { | |
258 // lock_reg was destroyed by fast unlocking attempt => recompute it | |
259 ce->monitor_address(_monitor_ix, _lock_reg); | |
260 } | |
261 ce->store_parameter(_lock_reg->as_register(), 0); | |
262 // note: non-blocking leaf routine => no call info needed | |
263 Runtime1::StubID exit_id; | |
264 if (ce->compilation()->has_fpu_code()) { | |
265 exit_id = Runtime1::monitorexit_id; | |
266 } else { | |
267 exit_id = Runtime1::monitorexit_nofpu_id; | |
268 } | |
269 __ call(RuntimeAddress(Runtime1::entry_for(exit_id))); | |
270 __ jmp(_continuation); | |
271 } | |
272 | |
273 | |
274 // Implementation of patching: | |
275 // - Copy the code at given offset to an inlined buffer (first the bytes, then the number of bytes) | |
276 // - Replace original code with a call to the stub | |
277 // At Runtime: | |
278 // - call to stub, jump to runtime | |
279 // - in runtime: preserve all registers (rspecially objects, i.e., source and destination object) | |
280 // - in runtime: after initializing class, restore original code, reexecute instruction | |
281 | |
282 int PatchingStub::_patch_info_offset = -NativeGeneralJump::instruction_size; | |
283 | |
284 void PatchingStub::align_patch_site(MacroAssembler* masm) { | |
285 // We're patching a 5-7 byte instruction on intel and we need to | |
286 // make sure that we don't see a piece of the instruction. It | |
287 // appears mostly impossible on Intel to simply invalidate other | |
288 // processors caches and since they may do aggressive prefetch it's | |
289 // very hard to make a guess about what code might be in the icache. | |
290 // Force the instruction to be double word aligned so that it | |
291 // doesn't span a cache line. | |
292 masm->align(round_to(NativeGeneralJump::instruction_size, wordSize)); | |
293 } | |
294 | |
295 void PatchingStub::emit_code(LIR_Assembler* ce) { | |
296 assert(NativeCall::instruction_size <= _bytes_to_copy && _bytes_to_copy <= 0xFF, "not enough room for call"); | |
297 | |
298 Label call_patch; | |
299 | |
300 // static field accesses have special semantics while the class | |
301 // initializer is being run so we emit a test which can be used to | |
302 // check that this code is being executed by the initializing | |
303 // thread. | |
304 address being_initialized_entry = __ pc(); | |
305 if (CommentedAssembly) { | |
306 __ block_comment(" patch template"); | |
307 } | |
308 if (_id == load_klass_id) { | |
309 // produce a copy of the load klass instruction for use by the being initialized case | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
310 #ifdef ASSERT |
0 | 311 address start = __ pc(); |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
312 #endif |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
313 Metadata* o = NULL; |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
314 __ mov_metadata(_obj, o); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
315 #ifdef ASSERT |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
316 for (int i = 0; i < _bytes_to_copy; i++) { |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
317 address ptr = (address)(_pc_start + i); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
318 int a_byte = (*ptr) & 0xFF; |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
319 assert(a_byte == *start++, "should be the same code"); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
320 } |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
321 #endif |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
322 } else if (_id == load_mirror_id) { |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
323 // produce a copy of the load mirror instruction for use by the being |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
324 // initialized case |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
325 #ifdef ASSERT |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
326 address start = __ pc(); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
327 #endif |
0 | 328 jobject o = NULL; |
329 __ movoop(_obj, o); | |
330 #ifdef ASSERT | |
331 for (int i = 0; i < _bytes_to_copy; i++) { | |
332 address ptr = (address)(_pc_start + i); | |
333 int a_byte = (*ptr) & 0xFF; | |
334 assert(a_byte == *start++, "should be the same code"); | |
335 } | |
336 #endif | |
337 } else { | |
338 // make a copy the code which is going to be patched. | |
7430
d02120b7a34f
8004250: replace AbstractAssembler a_byte/a_long with emit_int8/emit_int32
twisti
parents:
6725
diff
changeset
|
339 for (int i = 0; i < _bytes_to_copy; i++) { |
0 | 340 address ptr = (address)(_pc_start + i); |
341 int a_byte = (*ptr) & 0xFF; | |
7430
d02120b7a34f
8004250: replace AbstractAssembler a_byte/a_long with emit_int8/emit_int32
twisti
parents:
6725
diff
changeset
|
342 __ emit_int8(a_byte); |
0 | 343 *ptr = 0x90; // make the site look like a nop |
344 } | |
345 } | |
346 | |
347 address end_of_patch = __ pc(); | |
348 int bytes_to_skip = 0; | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
349 if (_id == load_mirror_id) { |
0 | 350 int offset = __ offset(); |
351 if (CommentedAssembly) { | |
352 __ block_comment(" being_initialized check"); | |
353 } | |
354 assert(_obj != noreg, "must be a valid register"); | |
355 Register tmp = rax; | |
2376
c7f3d0b4570f
7017732: move static fields into Class to prepare for perm gen removal
never
parents:
2168
diff
changeset
|
356 Register tmp2 = rbx; |
304 | 357 __ push(tmp); |
2376
c7f3d0b4570f
7017732: move static fields into Class to prepare for perm gen removal
never
parents:
2168
diff
changeset
|
358 __ push(tmp2); |
2464
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2380
diff
changeset
|
359 // Load without verification to keep code size small. We need it because |
d86923d96dca
7034967: C1: assert(false) failed: error (assembler_sparc.cpp:2043)
iveresov
parents:
2380
diff
changeset
|
360 // begin_initialized_entry_offset has to fit in a byte. Also, we know it's not null. |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
361 __ movptr(tmp2, Address(_obj, java_lang_Class::klass_offset_in_bytes())); |
0 | 362 __ get_thread(tmp); |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
363 __ cmpptr(tmp, Address(tmp2, InstanceKlass::init_thread_offset())); |
2376
c7f3d0b4570f
7017732: move static fields into Class to prepare for perm gen removal
never
parents:
2168
diff
changeset
|
364 __ pop(tmp2); |
304 | 365 __ pop(tmp); |
0 | 366 __ jcc(Assembler::notEqual, call_patch); |
367 | |
368 // access_field patches may execute the patched code before it's | |
369 // copied back into place so we need to jump back into the main | |
370 // code of the nmethod to continue execution. | |
371 __ jmp(_patch_site_continuation); | |
372 | |
373 // make sure this extra code gets skipped | |
374 bytes_to_skip += __ offset() - offset; | |
375 } | |
376 if (CommentedAssembly) { | |
377 __ block_comment("patch data encoded as movl"); | |
378 } | |
379 // Now emit the patch record telling the runtime how to find the | |
380 // pieces of the patch. We only need 3 bytes but for readability of | |
381 // the disassembly we make the data look like a movl reg, imm32, | |
382 // which requires 5 bytes | |
383 int sizeof_patch_record = 5; | |
384 bytes_to_skip += sizeof_patch_record; | |
385 | |
386 // emit the offsets needed to find the code to patch | |
387 int being_initialized_entry_offset = __ pc() - being_initialized_entry + sizeof_patch_record; | |
388 | |
7430
d02120b7a34f
8004250: replace AbstractAssembler a_byte/a_long with emit_int8/emit_int32
twisti
parents:
6725
diff
changeset
|
389 __ emit_int8((unsigned char)0xB8); |
d02120b7a34f
8004250: replace AbstractAssembler a_byte/a_long with emit_int8/emit_int32
twisti
parents:
6725
diff
changeset
|
390 __ emit_int8(0); |
d02120b7a34f
8004250: replace AbstractAssembler a_byte/a_long with emit_int8/emit_int32
twisti
parents:
6725
diff
changeset
|
391 __ emit_int8(being_initialized_entry_offset); |
d02120b7a34f
8004250: replace AbstractAssembler a_byte/a_long with emit_int8/emit_int32
twisti
parents:
6725
diff
changeset
|
392 __ emit_int8(bytes_to_skip); |
d02120b7a34f
8004250: replace AbstractAssembler a_byte/a_long with emit_int8/emit_int32
twisti
parents:
6725
diff
changeset
|
393 __ emit_int8(_bytes_to_copy); |
0 | 394 address patch_info_pc = __ pc(); |
395 assert(patch_info_pc - end_of_patch == bytes_to_skip, "incorrect patch info"); | |
396 | |
397 address entry = __ pc(); | |
398 NativeGeneralJump::insert_unconditional((address)_pc_start, entry); | |
399 address target = NULL; | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
400 relocInfo::relocType reloc_type = relocInfo::none; |
0 | 401 switch (_id) { |
402 case access_field_id: target = Runtime1::entry_for(Runtime1::access_field_patching_id); break; | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
403 case load_klass_id: target = Runtime1::entry_for(Runtime1::load_klass_patching_id); reloc_type = relocInfo::metadata_type; break; |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
404 case load_mirror_id: target = Runtime1::entry_for(Runtime1::load_mirror_patching_id); reloc_type = relocInfo::oop_type; break; |
0 | 405 default: ShouldNotReachHere(); |
406 } | |
407 __ bind(call_patch); | |
408 | |
409 if (CommentedAssembly) { | |
410 __ block_comment("patch entry point"); | |
411 } | |
412 __ call(RuntimeAddress(target)); | |
413 assert(_patch_info_offset == (patch_info_pc - __ pc()), "must not change"); | |
414 ce->add_call_info_here(_info); | |
415 int jmp_off = __ offset(); | |
416 __ jmp(_patch_site_entry); | |
417 // Add enough nops so deoptimization can overwrite the jmp above with a call | |
418 // and not destroy the world. | |
419 for (int j = __ offset() ; j < jmp_off + 5 ; j++ ) { | |
420 __ nop(); | |
421 } | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
422 if (_id == load_klass_id || _id == load_mirror_id) { |
0 | 423 CodeSection* cs = __ code_section(); |
424 RelocIterator iter(cs, (address)_pc_start, (address)(_pc_start + 1)); | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
425 relocInfo::change_reloc_info_for_address(&iter, (address) _pc_start, reloc_type, relocInfo::none); |
0 | 426 } |
427 } | |
428 | |
429 | |
1295 | 430 void DeoptimizeStub::emit_code(LIR_Assembler* ce) { |
431 __ bind(_entry); | |
4048
cec1757a0134
7102657: JSR 292: C1 deoptimizes unlinked invokedynamic call sites infinitely
twisti
parents:
3260
diff
changeset
|
432 __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::deoptimize_id))); |
1295 | 433 ce->add_call_info_here(_info); |
4048
cec1757a0134
7102657: JSR 292: C1 deoptimizes unlinked invokedynamic call sites infinitely
twisti
parents:
3260
diff
changeset
|
434 DEBUG_ONLY(__ should_not_reach_here()); |
1295 | 435 } |
436 | |
437 | |
0 | 438 void ImplicitNullCheckStub::emit_code(LIR_Assembler* ce) { |
8860 | 439 address a; |
440 if (_info->deoptimize_on_exception()) { | |
441 // Deoptimize, do not throw the exception, because it is probably wrong to do it here. | |
442 a = Runtime1::entry_for(Runtime1::predicate_failed_trap_id); | |
443 } else { | |
444 a = Runtime1::entry_for(Runtime1::throw_null_pointer_exception_id); | |
445 } | |
446 | |
0 | 447 ce->compilation()->implicit_exception_table()->append(_offset, __ offset()); |
448 __ bind(_entry); | |
8860 | 449 __ call(RuntimeAddress(a)); |
0 | 450 ce->add_call_info_here(_info); |
8860 | 451 ce->verify_oop_map(_info); |
0 | 452 debug_only(__ should_not_reach_here()); |
453 } | |
454 | |
455 | |
456 void SimpleExceptionStub::emit_code(LIR_Assembler* ce) { | |
457 assert(__ rsp_offset() == 0, "frame size should be fixed"); | |
458 | |
459 __ bind(_entry); | |
460 // pass the object on stack because all registers must be preserved | |
461 if (_obj->is_cpu_register()) { | |
462 ce->store_parameter(_obj->as_register(), 0); | |
463 } | |
464 __ call(RuntimeAddress(Runtime1::entry_for(_stub))); | |
465 ce->add_call_info_here(_info); | |
466 debug_only(__ should_not_reach_here()); | |
467 } | |
468 | |
469 | |
470 void ArrayCopyStub::emit_code(LIR_Assembler* ce) { | |
471 //---------------slow case: call to native----------------- | |
472 __ bind(_entry); | |
473 // Figure out where the args should go | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6615
diff
changeset
|
474 // This should really convert the IntrinsicID to the Method* and signature |
0 | 475 // but I don't know how to do that. |
476 // | |
477 VMRegPair args[5]; | |
478 BasicType signature[5] = { T_OBJECT, T_INT, T_OBJECT, T_INT, T_INT}; | |
479 SharedRuntime::java_calling_convention(signature, args, 5, true); | |
480 | |
481 // push parameters | |
482 // (src, src_pos, dest, destPos, length) | |
483 Register r[5]; | |
484 r[0] = src()->as_register(); | |
485 r[1] = src_pos()->as_register(); | |
486 r[2] = dst()->as_register(); | |
487 r[3] = dst_pos()->as_register(); | |
488 r[4] = length()->as_register(); | |
489 | |
490 // next registers will get stored on the stack | |
491 for (int i = 0; i < 5 ; i++ ) { | |
492 VMReg r_1 = args[i].first(); | |
493 if (r_1->is_stack()) { | |
494 int st_off = r_1->reg2stack() * wordSize; | |
304 | 495 __ movptr (Address(rsp, st_off), r[i]); |
0 | 496 } else { |
497 assert(r[i] == args[i].first()->as_Register(), "Wrong register for arg "); | |
498 } | |
499 } | |
500 | |
501 ce->align_call(lir_static_call); | |
502 | |
503 ce->emit_static_call_stub(); | |
504 AddressLiteral resolve(SharedRuntime::get_resolve_static_call_stub(), | |
505 relocInfo::static_call_type); | |
506 __ call(resolve); | |
507 ce->add_call_info_here(info()); | |
508 | |
509 #ifndef PRODUCT | |
304 | 510 __ incrementl(ExternalAddress((address)&Runtime1::_arraycopy_slowcase_cnt)); |
0 | 511 #endif |
512 | |
513 __ jmp(_continuation); | |
514 } | |
515 | |
342 | 516 ///////////////////////////////////////////////////////////////////////////// |
8001
db9981fd3124
8005915: Unify SERIALGC and INCLUDE_ALTERNATE_GCS
jprovino
parents:
7430
diff
changeset
|
517 #if INCLUDE_ALL_GCS |
342 | 518 |
519 void G1PreBarrierStub::emit_code(LIR_Assembler* ce) { | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2380
diff
changeset
|
520 // At this point we know that marking is in progress. |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2380
diff
changeset
|
521 // If do_load() is true then we have to emit the |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2380
diff
changeset
|
522 // load of the previous value; otherwise it has already |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2380
diff
changeset
|
523 // been loaded into _pre_val. |
342 | 524 |
525 __ bind(_entry); | |
526 assert(pre_val()->is_register(), "Precondition."); | |
527 | |
528 Register pre_val_reg = pre_val()->as_register(); | |
529 | |
3249
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2380
diff
changeset
|
530 if (do_load()) { |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2380
diff
changeset
|
531 ce->mem2reg(addr(), pre_val(), T_OBJECT, patch_code(), info(), false /*wide*/, false /*unaligned*/); |
e1162778c1c8
7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents:
2380
diff
changeset
|
532 } |
342 | 533 |
362 | 534 __ cmpptr(pre_val_reg, (int32_t) NULL_WORD); |
342 | 535 __ jcc(Assembler::equal, _continuation); |
536 ce->store_parameter(pre_val()->as_register(), 0); | |
537 __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::g1_pre_barrier_slow_id))); | |
538 __ jmp(_continuation); | |
539 | |
540 } | |
541 | |
542 jbyte* G1PostBarrierStub::_byte_map_base = NULL; | |
543 | |
544 jbyte* G1PostBarrierStub::byte_map_base_slow() { | |
545 BarrierSet* bs = Universe::heap()->barrier_set(); | |
546 assert(bs->is_a(BarrierSet::G1SATBCTLogging), | |
547 "Must be if we're using this."); | |
548 return ((G1SATBCardTableModRefBS*)bs)->byte_map_base; | |
549 } | |
550 | |
551 void G1PostBarrierStub::emit_code(LIR_Assembler* ce) { | |
552 __ bind(_entry); | |
553 assert(addr()->is_register(), "Precondition."); | |
554 assert(new_val()->is_register(), "Precondition."); | |
555 Register new_val_reg = new_val()->as_register(); | |
362 | 556 __ cmpptr(new_val_reg, (int32_t) NULL_WORD); |
342 | 557 __ jcc(Assembler::equal, _continuation); |
1873 | 558 ce->store_parameter(addr()->as_pointer_register(), 0); |
342 | 559 __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::g1_post_barrier_slow_id))); |
560 __ jmp(_continuation); | |
561 } | |
562 | |
8001
db9981fd3124
8005915: Unify SERIALGC and INCLUDE_ALTERNATE_GCS
jprovino
parents:
7430
diff
changeset
|
563 #endif // INCLUDE_ALL_GCS |
342 | 564 ///////////////////////////////////////////////////////////////////////////// |
0 | 565 |
566 #undef __ |