annotate graal/com.oracle.graal.hotspot.aarch64/src/com/oracle/graal/hotspot/aarch64/AArch64HotSpotMove.java @ 23349:1e8342f17731

[AArch64]: A bunch of fixes and improvements.
author twisti
date Fri, 22 Jan 2016 13:50:04 -1000
parents a1bfeec72458
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
1 /*
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
2 * Copyright (c) 2013, 2015, Oracle and/or its affiliates. All rights reserved.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
4 *
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
7 * published by the Free Software Foundation.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
8 *
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
13 * accompanied this code).
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
14 *
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
18 *
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
21 * questions.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
22 */
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
23 package com.oracle.graal.hotspot.aarch64;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
24
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
25 import static com.oracle.graal.lir.LIRInstruction.OperandFlag.HINT;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
26 import static com.oracle.graal.lir.LIRInstruction.OperandFlag.ILLEGAL;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
27 import static com.oracle.graal.lir.LIRInstruction.OperandFlag.REG;
23349
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
28 import static com.oracle.graal.lir.LIRInstruction.OperandFlag.STACK;
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
29 import static jdk.vm.ci.code.ValueUtil.asRegister;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
30
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
31 import com.oracle.graal.asm.aarch64.AArch64Assembler;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
32 import com.oracle.graal.asm.aarch64.AArch64MacroAssembler;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
33 import com.oracle.graal.lir.LIRInstructionClass;
23349
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
34 import com.oracle.graal.lir.StandardOp.LoadConstantOp;
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
35 import com.oracle.graal.lir.aarch64.AArch64LIRInstruction;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
36 import com.oracle.graal.lir.asm.CompilationResultBuilder;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
37
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
38 import jdk.vm.ci.code.Register;
23349
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
39 import jdk.vm.ci.common.JVMCIError;
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
40 import jdk.vm.ci.hotspot.HotSpotConstant;
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
41 import jdk.vm.ci.hotspot.HotSpotVMConfig.CompressEncoding;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
42 import jdk.vm.ci.meta.AllocatableValue;
23349
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
43 import jdk.vm.ci.meta.Constant;
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
44
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
45 public class AArch64HotSpotMove {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
46
23349
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
47 public static class LoadHotSpotObjectConstantInline extends AArch64LIRInstruction implements LoadConstantOp {
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
48 public static final LIRInstructionClass<LoadHotSpotObjectConstantInline> TYPE = LIRInstructionClass.create(LoadHotSpotObjectConstantInline.class);
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
49
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
50 private HotSpotConstant constant;
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
51 @Def({REG, STACK}) AllocatableValue result;
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
52
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
53 public LoadHotSpotObjectConstantInline(HotSpotConstant constant, AllocatableValue result) {
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
54 super(TYPE);
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
55 this.constant = constant;
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
56 this.result = result;
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
57 }
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
58
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
59 @Override
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
60 protected void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
61 crb.recordInlineDataInCode(constant);
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
62 if (constant.isCompressed()) {
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
63 // masm.forceMov(asRegister(result), 0);
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
64 throw JVMCIError.unimplemented();
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
65 } else {
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
66 masm.forceMov(asRegister(result), 0);
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
67 }
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
68 }
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
69
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
70 @Override
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
71 public AllocatableValue getResult() {
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
72 return result;
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
73 }
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
74
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
75 @Override
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
76 public Constant getConstant() {
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
77 return constant;
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
78 }
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
79 }
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
80
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
81 /**
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
82 * Compresses a 8-byte pointer as a 4-byte int.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
83 */
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
84 public static class CompressPointer extends AArch64LIRInstruction {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
85 public static final LIRInstructionClass<CompressPointer> TYPE = LIRInstructionClass.create(CompressPointer.class);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
86
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
87 private final CompressEncoding encoding;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
88 private final boolean nonNull;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
89
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
90 @Def({REG, HINT}) protected AllocatableValue result;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
91 @Use({REG}) protected AllocatableValue input;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
92 @Alive({REG, ILLEGAL}) protected AllocatableValue baseRegister;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
93
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
94 public CompressPointer(AllocatableValue result, AllocatableValue input, AllocatableValue baseRegister, CompressEncoding encoding, boolean nonNull) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
95 super(TYPE);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
96 this.result = result;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
97 this.input = input;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
98 this.baseRegister = baseRegister;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
99 this.encoding = encoding;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
100 this.nonNull = nonNull;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
101 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
102
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
103 @Override
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
104 public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
105 Register resultRegister = asRegister(result);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
106 Register ptr = asRegister(input);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
107 Register base = asRegister(baseRegister);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
108 // result = (ptr - base) >> shift
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
109 if (encoding.base == 0) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
110 if (encoding.shift == 0) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
111 masm.movx(resultRegister, ptr);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
112 } else {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
113 assert encoding.alignment == encoding.shift : "Encode algorithm is wrong";
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
114 masm.lshr(64, resultRegister, ptr, encoding.shift);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
115 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
116 } else if (nonNull) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
117 masm.sub(64, resultRegister, ptr, base);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
118 if (encoding.shift != 0) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
119 assert encoding.alignment == encoding.shift : "Encode algorithm is wrong";
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
120 masm.shl(64, resultRegister, resultRegister, encoding.shift);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
121 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
122 } else {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
123 // if ptr is null it still has to be null after compression
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
124 masm.cmp(64, ptr, 0);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
125 masm.cmov(64, resultRegister, ptr, base, AArch64Assembler.ConditionFlag.NE);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
126 masm.sub(64, resultRegister, resultRegister, base);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
127 if (encoding.shift != 0) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
128 assert encoding.alignment == encoding.shift : "Encode algorithm is wrong";
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
129 masm.lshr(64, resultRegister, resultRegister, encoding.shift);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
130 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
131 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
132 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
133 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
134
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
135 /**
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
136 * Decompresses a 4-byte offset into an actual pointer.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
137 */
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
138 public static class UncompressPointer extends AArch64LIRInstruction {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
139 public static final LIRInstructionClass<UncompressPointer> TYPE = LIRInstructionClass.create(UncompressPointer.class);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
140
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
141 private final CompressEncoding encoding;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
142 private final boolean nonNull;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
143
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
144 @Def({REG}) protected AllocatableValue result;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
145 @Use({REG}) protected AllocatableValue input;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
146 @Alive({REG, ILLEGAL}) protected AllocatableValue baseRegister;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
147
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
148 public UncompressPointer(AllocatableValue result, AllocatableValue input, AllocatableValue baseRegister, CompressEncoding encoding, boolean nonNull) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
149 super(TYPE);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
150 this.result = result;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
151 this.input = input;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
152 this.baseRegister = baseRegister;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
153 this.encoding = encoding;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
154 this.nonNull = nonNull;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
155 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
156
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
157 @Override
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
158 public void emitCode(CompilationResultBuilder crb, AArch64MacroAssembler masm) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
159 Register ptr = asRegister(input);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
160 Register resultRegister = asRegister(result);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
161 Register base = asRegister(baseRegister);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
162 // result = base + (ptr << shift)
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
163 if (nonNull) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
164 assert encoding.shift == encoding.alignment;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
165 masm.add(64, resultRegister, base, ptr, AArch64Assembler.ShiftType.ASR, encoding.shift);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
166 } else {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
167 // if ptr is null it has to be null after decompression
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
168 // masm.cmp(64, );
23349
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
169 throw JVMCIError.unimplemented();
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
170 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
171
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
172 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
173 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
174
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
175 //
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
176 // private static void decompressPointer(CompilationResultBuilder crb, ARMv8MacroAssembler masm,
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
177 // Register result,
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
178 // Register ptr, long base, int shift, int alignment) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
179 // assert base != 0 || shift == 0 || alignment == shift;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
180 // // result = heapBase + ptr << alignment
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
181 // Register heapBase = ARMv8.heapBaseRegister;
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
182 // // if result == 0, we make sure that it will still be 0 at the end, so that it traps when
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
183 // // loading storing a value.
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
184 // masm.cmp(32, ptr, 0);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
185 // masm.add(64, result, heapBase, ptr, ARMv8Assembler.ExtendType.UXTX, alignment);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
186 // masm.cmov(64, result, result, ARMv8.zr, ARMv8Assembler.ConditionFlag.NE);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
187 // }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
188
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
189 public static void decodeKlassPointer(AArch64MacroAssembler masm, Register result, Register ptr, Register klassBase, CompressEncoding encoding) {
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
190 // result = klassBase + ptr << shift
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
191 if (encoding.shift != 0 || encoding.base != 0) {
23349
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
192 // (shift != 0 -> shift == alignment)
1e8342f17731 [AArch64]: A bunch of fixes and improvements.
twisti
parents: 23217
diff changeset
193 assert (encoding.shift == 0 || encoding.shift == encoding.alignment) : "Decode algorithm is wrong: " + encoding;
23217
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
194 masm.add(64, result, klassBase, ptr, AArch64Assembler.ExtendType.UXTX, encoding.shift);
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
195 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
196 }
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
197
a1bfeec72458 AArch64 Graal Port
twisti
parents:
diff changeset
198 }