annotate src/cpu/sparc/vm/sharedRuntime_sparc.cpp @ 17467:55fb97c4c58d hs25-b65

8029233: Update copyright year to match last edit in jdk8 hotspot repository for 2013 Summary: Copyright year updated for files modified during 2013 Reviewed-by: twisti, iveresov
author mikael
date Tue, 24 Dec 2013 11:48:39 -0800
parents e2509677809c
children abec000618bf
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
17467
55fb97c4c58d 8029233: Update copyright year to match last edit in jdk8 hotspot repository for 2013
mikael
parents: 13071
diff changeset
2 * Copyright (c) 2003, 2013, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
25 #include "precompiled.hpp"
7204
f0c2369fda5a 8003250: SPARC: move MacroAssembler into separate file
twisti
parents: 6940
diff changeset
26 #include "asm/macroAssembler.inline.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
27 #include "code/debugInfoRec.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
28 #include "code/icBuffer.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
29 #include "code/vtableStubs.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
30 #include "interpreter/interpreter.hpp"
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
31 #include "oops/compiledICHolder.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
32 #include "prims/jvmtiRedefineClassesTrace.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
33 #include "runtime/sharedRuntime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
34 #include "runtime/vframeArray.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
35 #include "vmreg_sparc.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
36 #ifdef COMPILER1
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
37 #include "c1/c1_Runtime1.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
38 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
39 #ifdef COMPILER2
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
40 #include "opto/runtime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
41 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
42 #ifdef SHARK
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
43 #include "compiler/compileBroker.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
44 #include "shark/sharkCompiler.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
45 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
46
a61af66fc99e Initial load
duke
parents:
diff changeset
47 #define __ masm->
a61af66fc99e Initial load
duke
parents:
diff changeset
48
a61af66fc99e Initial load
duke
parents:
diff changeset
49
a61af66fc99e Initial load
duke
parents:
diff changeset
50 class RegisterSaver {
a61af66fc99e Initial load
duke
parents:
diff changeset
51
a61af66fc99e Initial load
duke
parents:
diff changeset
52 // Used for saving volatile registers. This is Gregs, Fregs, I/L/O.
a61af66fc99e Initial load
duke
parents:
diff changeset
53 // The Oregs are problematic. In the 32bit build the compiler can
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // have O registers live with 64 bit quantities. A window save will
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // cut the heads off of the registers. We have to do a very extensive
a61af66fc99e Initial load
duke
parents:
diff changeset
56 // stack dance to save and restore these properly.
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58 // Note that the Oregs problem only exists if we block at either a polling
a61af66fc99e Initial load
duke
parents:
diff changeset
59 // page exception a compiled code safepoint that was not originally a call
a61af66fc99e Initial load
duke
parents:
diff changeset
60 // or deoptimize following one of these kinds of safepoints.
a61af66fc99e Initial load
duke
parents:
diff changeset
61
a61af66fc99e Initial load
duke
parents:
diff changeset
62 // Lots of registers to save. For all builds, a window save will preserve
a61af66fc99e Initial load
duke
parents:
diff changeset
63 // the %i and %l registers. For the 32-bit longs-in-two entries and 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
64 // builds a window-save will preserve the %o registers. In the LION build
a61af66fc99e Initial load
duke
parents:
diff changeset
65 // we need to save the 64-bit %o registers which requires we save them
a61af66fc99e Initial load
duke
parents:
diff changeset
66 // before the window-save (as then they become %i registers and get their
a61af66fc99e Initial load
duke
parents:
diff changeset
67 // heads chopped off on interrupt). We have to save some %g registers here
a61af66fc99e Initial load
duke
parents:
diff changeset
68 // as well.
a61af66fc99e Initial load
duke
parents:
diff changeset
69 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
70 // This frame's save area. Includes extra space for the native call:
a61af66fc99e Initial load
duke
parents:
diff changeset
71 // vararg's layout space and the like. Briefly holds the caller's
a61af66fc99e Initial load
duke
parents:
diff changeset
72 // register save area.
a61af66fc99e Initial load
duke
parents:
diff changeset
73 call_args_area = frame::register_save_words_sp_offset +
a61af66fc99e Initial load
duke
parents:
diff changeset
74 frame::memory_parameter_word_sp_offset*wordSize,
a61af66fc99e Initial load
duke
parents:
diff changeset
75 // Make sure save locations are always 8 byte aligned.
a61af66fc99e Initial load
duke
parents:
diff changeset
76 // can't use round_to because it doesn't produce compile time constant
a61af66fc99e Initial load
duke
parents:
diff changeset
77 start_of_extra_save_area = ((call_args_area + 7) & ~7),
a61af66fc99e Initial load
duke
parents:
diff changeset
78 g1_offset = start_of_extra_save_area, // g-regs needing saving
a61af66fc99e Initial load
duke
parents:
diff changeset
79 g3_offset = g1_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
80 g4_offset = g3_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
81 g5_offset = g4_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
82 o0_offset = g5_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
83 o1_offset = o0_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
84 o2_offset = o1_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
85 o3_offset = o2_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
86 o4_offset = o3_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
87 o5_offset = o4_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
88 start_of_flags_save_area = o5_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
89 ccr_offset = start_of_flags_save_area,
a61af66fc99e Initial load
duke
parents:
diff changeset
90 fsr_offset = ccr_offset + 8,
a61af66fc99e Initial load
duke
parents:
diff changeset
91 d00_offset = fsr_offset+8, // Start of float save area
a61af66fc99e Initial load
duke
parents:
diff changeset
92 register_save_size = d00_offset+8*32
a61af66fc99e Initial load
duke
parents:
diff changeset
93 };
a61af66fc99e Initial load
duke
parents:
diff changeset
94
a61af66fc99e Initial load
duke
parents:
diff changeset
95
a61af66fc99e Initial load
duke
parents:
diff changeset
96 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
97
a61af66fc99e Initial load
duke
parents:
diff changeset
98 static int Oexception_offset() { return o0_offset; };
a61af66fc99e Initial load
duke
parents:
diff changeset
99 static int G3_offset() { return g3_offset; };
a61af66fc99e Initial load
duke
parents:
diff changeset
100 static int G5_offset() { return g5_offset; };
a61af66fc99e Initial load
duke
parents:
diff changeset
101 static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
102 static void restore_live_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
103
a61af66fc99e Initial load
duke
parents:
diff changeset
104 // During deoptimization only the result register need to be restored
a61af66fc99e Initial load
duke
parents:
diff changeset
105 // all the other values have already been extracted.
a61af66fc99e Initial load
duke
parents:
diff changeset
106
a61af66fc99e Initial load
duke
parents:
diff changeset
107 static void restore_result_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
108 };
a61af66fc99e Initial load
duke
parents:
diff changeset
109
a61af66fc99e Initial load
duke
parents:
diff changeset
110 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words) {
a61af66fc99e Initial load
duke
parents:
diff changeset
111 // Record volatile registers as callee-save values in an OopMap so their save locations will be
a61af66fc99e Initial load
duke
parents:
diff changeset
112 // propagated to the caller frame's RegisterMap during StackFrameStream construction (needed for
a61af66fc99e Initial load
duke
parents:
diff changeset
113 // deoptimization; see compiledVFrame::create_stack_value). The caller's I, L and O registers
a61af66fc99e Initial load
duke
parents:
diff changeset
114 // are saved in register windows - I's and L's in the caller's frame and O's in the stub frame
a61af66fc99e Initial load
duke
parents:
diff changeset
115 // (as the stub's I's) when the runtime routine called by the stub creates its frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
116 int i;
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
117 // Always make the frame size 16 byte aligned.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
118 int frame_size = round_to(additional_frame_words + register_save_size, 16);
a61af66fc99e Initial load
duke
parents:
diff changeset
119 // OopMap frame size is in c2 stack slots (sizeof(jint)) not bytes or words
a61af66fc99e Initial load
duke
parents:
diff changeset
120 int frame_size_in_slots = frame_size / sizeof(jint);
a61af66fc99e Initial load
duke
parents:
diff changeset
121 // CodeBlob frame size is in words.
a61af66fc99e Initial load
duke
parents:
diff changeset
122 *total_frame_words = frame_size / wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
123 // OopMap* map = new OopMap(*total_frame_words, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
124 OopMap* map = new OopMap(frame_size_in_slots, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
125
a61af66fc99e Initial load
duke
parents:
diff changeset
126 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
127
a61af66fc99e Initial load
duke
parents:
diff changeset
128 // Save 64-bit O registers; they will get their heads chopped off on a 'save'.
a61af66fc99e Initial load
duke
parents:
diff changeset
129 __ stx(O0, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
130 __ stx(O1, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
131 __ stx(O2, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
132 __ stx(O3, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
133 __ stx(O4, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
134 __ stx(O5, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
135 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
136
a61af66fc99e Initial load
duke
parents:
diff changeset
137 __ save(SP, -frame_size, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
138
a61af66fc99e Initial load
duke
parents:
diff changeset
139 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
140 // Reload the 64 bit Oregs. Although they are now Iregs we load them
a61af66fc99e Initial load
duke
parents:
diff changeset
141 // to Oregs here to avoid interrupts cutting off their heads
a61af66fc99e Initial load
duke
parents:
diff changeset
142
a61af66fc99e Initial load
duke
parents:
diff changeset
143 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
144 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
145 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
146 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
147 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
148 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
149
a61af66fc99e Initial load
duke
parents:
diff changeset
150 __ stx(O0, SP, o0_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
151 map->set_callee_saved(VMRegImpl::stack2reg((o0_offset + 4)>>2), O0->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
152
a61af66fc99e Initial load
duke
parents:
diff changeset
153 __ stx(O1, SP, o1_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
154
a61af66fc99e Initial load
duke
parents:
diff changeset
155 map->set_callee_saved(VMRegImpl::stack2reg((o1_offset + 4)>>2), O1->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
156
a61af66fc99e Initial load
duke
parents:
diff changeset
157 __ stx(O2, SP, o2_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
158 map->set_callee_saved(VMRegImpl::stack2reg((o2_offset + 4)>>2), O2->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
159
a61af66fc99e Initial load
duke
parents:
diff changeset
160 __ stx(O3, SP, o3_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
161 map->set_callee_saved(VMRegImpl::stack2reg((o3_offset + 4)>>2), O3->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
162
a61af66fc99e Initial load
duke
parents:
diff changeset
163 __ stx(O4, SP, o4_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
164 map->set_callee_saved(VMRegImpl::stack2reg((o4_offset + 4)>>2), O4->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
165
a61af66fc99e Initial load
duke
parents:
diff changeset
166 __ stx(O5, SP, o5_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
167 map->set_callee_saved(VMRegImpl::stack2reg((o5_offset + 4)>>2), O5->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
168 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
169
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
170
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
171 #ifdef _LP64
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
172 int debug_offset = 0;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
173 #else
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
174 int debug_offset = 4;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
175 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
176 // Save the G's
a61af66fc99e Initial load
duke
parents:
diff changeset
177 __ stx(G1, SP, g1_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
178 map->set_callee_saved(VMRegImpl::stack2reg((g1_offset + debug_offset)>>2), G1->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
179
a61af66fc99e Initial load
duke
parents:
diff changeset
180 __ stx(G3, SP, g3_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
181 map->set_callee_saved(VMRegImpl::stack2reg((g3_offset + debug_offset)>>2), G3->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
182
a61af66fc99e Initial load
duke
parents:
diff changeset
183 __ stx(G4, SP, g4_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
184 map->set_callee_saved(VMRegImpl::stack2reg((g4_offset + debug_offset)>>2), G4->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
185
a61af66fc99e Initial load
duke
parents:
diff changeset
186 __ stx(G5, SP, g5_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
187 map->set_callee_saved(VMRegImpl::stack2reg((g5_offset + debug_offset)>>2), G5->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
188
a61af66fc99e Initial load
duke
parents:
diff changeset
189 // This is really a waste but we'll keep things as they were for now
a61af66fc99e Initial load
duke
parents:
diff changeset
190 if (true) {
a61af66fc99e Initial load
duke
parents:
diff changeset
191 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
192 map->set_callee_saved(VMRegImpl::stack2reg((o0_offset)>>2), O0->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
193 map->set_callee_saved(VMRegImpl::stack2reg((o1_offset)>>2), O1->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
194 map->set_callee_saved(VMRegImpl::stack2reg((o2_offset)>>2), O2->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
195 map->set_callee_saved(VMRegImpl::stack2reg((o3_offset)>>2), O3->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
196 map->set_callee_saved(VMRegImpl::stack2reg((o4_offset)>>2), O4->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
197 map->set_callee_saved(VMRegImpl::stack2reg((o5_offset)>>2), O5->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
198 map->set_callee_saved(VMRegImpl::stack2reg((g1_offset)>>2), G1->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
199 map->set_callee_saved(VMRegImpl::stack2reg((g3_offset)>>2), G3->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
200 map->set_callee_saved(VMRegImpl::stack2reg((g4_offset)>>2), G4->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
201 map->set_callee_saved(VMRegImpl::stack2reg((g5_offset)>>2), G5->as_VMReg()->next());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
202 #endif /* _LP64 */
0
a61af66fc99e Initial load
duke
parents:
diff changeset
203 }
a61af66fc99e Initial load
duke
parents:
diff changeset
204
a61af66fc99e Initial load
duke
parents:
diff changeset
205
a61af66fc99e Initial load
duke
parents:
diff changeset
206 // Save the flags
a61af66fc99e Initial load
duke
parents:
diff changeset
207 __ rdccr( G5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
208 __ stx(G5, SP, ccr_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
209 __ stxfsr(SP, fsr_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
210
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
211 // Save all the FP registers: 32 doubles (32 floats correspond to the 2 halves of the first 16 doubles)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
212 int offset = d00_offset;
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
213 for( int i=0; i<FloatRegisterImpl::number_of_registers; i+=2 ) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
214 FloatRegister f = as_FloatRegister(i);
a61af66fc99e Initial load
duke
parents:
diff changeset
215 __ stf(FloatRegisterImpl::D, f, SP, offset+STACK_BIAS);
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
216 // Record as callee saved both halves of double registers (2 float registers).
0
a61af66fc99e Initial load
duke
parents:
diff changeset
217 map->set_callee_saved(VMRegImpl::stack2reg(offset>>2), f->as_VMReg());
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
218 map->set_callee_saved(VMRegImpl::stack2reg((offset + sizeof(float))>>2), f->as_VMReg()->next());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
219 offset += sizeof(double);
a61af66fc99e Initial load
duke
parents:
diff changeset
220 }
a61af66fc99e Initial load
duke
parents:
diff changeset
221
a61af66fc99e Initial load
duke
parents:
diff changeset
222 // And we're done.
a61af66fc99e Initial load
duke
parents:
diff changeset
223
a61af66fc99e Initial load
duke
parents:
diff changeset
224 return map;
a61af66fc99e Initial load
duke
parents:
diff changeset
225 }
a61af66fc99e Initial load
duke
parents:
diff changeset
226
a61af66fc99e Initial load
duke
parents:
diff changeset
227
a61af66fc99e Initial load
duke
parents:
diff changeset
228 // Pop the current frame and restore all the registers that we
a61af66fc99e Initial load
duke
parents:
diff changeset
229 // saved.
a61af66fc99e Initial load
duke
parents:
diff changeset
230 void RegisterSaver::restore_live_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
231
a61af66fc99e Initial load
duke
parents:
diff changeset
232 // Restore all the FP registers
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
233 for( int i=0; i<FloatRegisterImpl::number_of_registers; i+=2 ) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
234 __ ldf(FloatRegisterImpl::D, SP, d00_offset+i*sizeof(float)+STACK_BIAS, as_FloatRegister(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
235 }
a61af66fc99e Initial load
duke
parents:
diff changeset
236
a61af66fc99e Initial load
duke
parents:
diff changeset
237 __ ldx(SP, ccr_offset+STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
238 __ wrccr (G1) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
239
a61af66fc99e Initial load
duke
parents:
diff changeset
240 // Restore the G's
a61af66fc99e Initial load
duke
parents:
diff changeset
241 // Note that G2 (AKA GThread) must be saved and restored separately.
a61af66fc99e Initial load
duke
parents:
diff changeset
242 // TODO-FIXME: save and restore some of the other ASRs, viz., %asi and %gsr.
a61af66fc99e Initial load
duke
parents:
diff changeset
243
a61af66fc99e Initial load
duke
parents:
diff changeset
244 __ ldx(SP, g1_offset+STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
245 __ ldx(SP, g3_offset+STACK_BIAS, G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
246 __ ldx(SP, g4_offset+STACK_BIAS, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
247 __ ldx(SP, g5_offset+STACK_BIAS, G5);
a61af66fc99e Initial load
duke
parents:
diff changeset
248
a61af66fc99e Initial load
duke
parents:
diff changeset
249
a61af66fc99e Initial load
duke
parents:
diff changeset
250 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
251 // Restore the 64-bit O's.
a61af66fc99e Initial load
duke
parents:
diff changeset
252 __ ldx(SP, o0_offset+STACK_BIAS, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
253 __ ldx(SP, o1_offset+STACK_BIAS, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
254 __ ldx(SP, o2_offset+STACK_BIAS, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
255 __ ldx(SP, o3_offset+STACK_BIAS, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
256 __ ldx(SP, o4_offset+STACK_BIAS, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
257 __ ldx(SP, o5_offset+STACK_BIAS, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
258
a61af66fc99e Initial load
duke
parents:
diff changeset
259 // And temporarily place them in TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
260
a61af66fc99e Initial load
duke
parents:
diff changeset
261 __ stx(O0, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
262 __ stx(O1, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
263 __ stx(O2, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
264 __ stx(O3, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
265 __ stx(O4, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
266 __ stx(O5, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
267 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
268
a61af66fc99e Initial load
duke
parents:
diff changeset
269 // Restore flags
a61af66fc99e Initial load
duke
parents:
diff changeset
270
a61af66fc99e Initial load
duke
parents:
diff changeset
271 __ ldxfsr(SP, fsr_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
272
a61af66fc99e Initial load
duke
parents:
diff changeset
273 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
274
a61af66fc99e Initial load
duke
parents:
diff changeset
275 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
276 // Now reload the 64bit Oregs after we've restore the window.
a61af66fc99e Initial load
duke
parents:
diff changeset
277 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
278 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
279 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
280 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
281 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
282 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
283 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
284
a61af66fc99e Initial load
duke
parents:
diff changeset
285 }
a61af66fc99e Initial load
duke
parents:
diff changeset
286
a61af66fc99e Initial load
duke
parents:
diff changeset
287 // Pop the current frame and restore the registers that might be holding
a61af66fc99e Initial load
duke
parents:
diff changeset
288 // a result.
a61af66fc99e Initial load
duke
parents:
diff changeset
289 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
290
a61af66fc99e Initial load
duke
parents:
diff changeset
291 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
292 // 32bit build returns longs in G1
a61af66fc99e Initial load
duke
parents:
diff changeset
293 __ ldx(SP, g1_offset+STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
294
a61af66fc99e Initial load
duke
parents:
diff changeset
295 // Retrieve the 64-bit O's.
a61af66fc99e Initial load
duke
parents:
diff changeset
296 __ ldx(SP, o0_offset+STACK_BIAS, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
297 __ ldx(SP, o1_offset+STACK_BIAS, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
298 // and save to TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
299 __ stx(O0, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
300 __ stx(O1, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
301 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
302
a61af66fc99e Initial load
duke
parents:
diff changeset
303 __ ldf(FloatRegisterImpl::D, SP, d00_offset+STACK_BIAS, as_FloatRegister(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
304
a61af66fc99e Initial load
duke
parents:
diff changeset
305 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
306
a61af66fc99e Initial load
duke
parents:
diff changeset
307 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
308 // Now reload the 64bit Oregs after we've restore the window.
a61af66fc99e Initial load
duke
parents:
diff changeset
309 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
310 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
311 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
312
a61af66fc99e Initial load
duke
parents:
diff changeset
313 }
a61af66fc99e Initial load
duke
parents:
diff changeset
314
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
315 // Is vector's size (in bytes) bigger than a size saved by default?
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
316 // 8 bytes FP registers are saved by default on SPARC.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
317 bool SharedRuntime::is_wide_vector(int size) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
318 // Note, MaxVectorSize == 8 on SPARC.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
319 assert(size <= 8, err_msg_res("%d bytes vectors are not supported", size));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
320 return size > 8;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
321 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
322
0
a61af66fc99e Initial load
duke
parents:
diff changeset
323 // The java_calling_convention describes stack locations as ideal slots on
a61af66fc99e Initial load
duke
parents:
diff changeset
324 // a frame with no abi restrictions. Since we must observe abi restrictions
a61af66fc99e Initial load
duke
parents:
diff changeset
325 // (like the placement of the register window) the slots must be biased by
a61af66fc99e Initial load
duke
parents:
diff changeset
326 // the following value.
a61af66fc99e Initial load
duke
parents:
diff changeset
327 static int reg2offset(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
328 return (r->reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
329 }
a61af66fc99e Initial load
duke
parents:
diff changeset
330
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
331 static VMRegPair reg64_to_VMRegPair(Register r) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
332 VMRegPair ret;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
333 if (wordSize == 8) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
334 ret.set2(r->as_VMReg());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
335 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
336 ret.set_pair(r->successor()->as_VMReg(), r->as_VMReg());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
337 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
338 return ret;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
339 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
340
0
a61af66fc99e Initial load
duke
parents:
diff changeset
341 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
342 // Read the array of BasicTypes from a signature, and compute where the
a61af66fc99e Initial load
duke
parents:
diff changeset
343 // arguments should go. Values in the VMRegPair regs array refer to 4-byte (VMRegImpl::stack_slot_size)
a61af66fc99e Initial load
duke
parents:
diff changeset
344 // quantities. Values less than VMRegImpl::stack0 are registers, those above
a61af66fc99e Initial load
duke
parents:
diff changeset
345 // refer to 4-byte stack slots. All stack slots are based off of the window
a61af66fc99e Initial load
duke
parents:
diff changeset
346 // top. VMRegImpl::stack0 refers to the first slot past the 16-word window,
a61af66fc99e Initial load
duke
parents:
diff changeset
347 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher. Register
a61af66fc99e Initial load
duke
parents:
diff changeset
348 // values 0-63 (up to RegisterImpl::number_of_registers) are the 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
349 // integer registers. Values 64-95 are the (32-bit only) float registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
350 // Each 32-bit quantity is given its own number, so the integer registers
a61af66fc99e Initial load
duke
parents:
diff changeset
351 // (in either 32- or 64-bit builds) use 2 numbers. For example, there is
a61af66fc99e Initial load
duke
parents:
diff changeset
352 // an O0-low and an O0-high. Essentially, all int register numbers are doubled.
a61af66fc99e Initial load
duke
parents:
diff changeset
353
a61af66fc99e Initial load
duke
parents:
diff changeset
354 // Register results are passed in O0-O5, for outgoing call arguments. To
a61af66fc99e Initial load
duke
parents:
diff changeset
355 // convert to incoming arguments, convert all O's to I's. The regs array
a61af66fc99e Initial load
duke
parents:
diff changeset
356 // refer to the low and hi 32-bit words of 64-bit registers or stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
357 // If the regs[].second() field is set to VMRegImpl::Bad(), it means it's unused (a
a61af66fc99e Initial load
duke
parents:
diff changeset
358 // 32-bit value was passed). If both are VMRegImpl::Bad(), it means no value was
a61af66fc99e Initial load
duke
parents:
diff changeset
359 // passed (used as a placeholder for the other half of longs and doubles in
a61af66fc99e Initial load
duke
parents:
diff changeset
360 // the 64-bit build). regs[].second() is either VMRegImpl::Bad() or regs[].second() is
a61af66fc99e Initial load
duke
parents:
diff changeset
361 // regs[].first()+1 (regs[].first() may be misaligned in the C calling convention).
a61af66fc99e Initial load
duke
parents:
diff changeset
362 // Sparc never passes a value in regs[].second() but not regs[].first() (regs[].first()
a61af66fc99e Initial load
duke
parents:
diff changeset
363 // == VMRegImpl::Bad() && regs[].second() != VMRegImpl::Bad()) nor unrelated values in the
a61af66fc99e Initial load
duke
parents:
diff changeset
364 // same VMRegPair.
a61af66fc99e Initial load
duke
parents:
diff changeset
365
a61af66fc99e Initial load
duke
parents:
diff changeset
366 // Note: the INPUTS in sig_bt are in units of Java argument words, which are
a61af66fc99e Initial load
duke
parents:
diff changeset
367 // either 32-bit or 64-bit depending on the build. The OUTPUTS are in 32-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
368 // units regardless of build.
a61af66fc99e Initial load
duke
parents:
diff changeset
369
a61af66fc99e Initial load
duke
parents:
diff changeset
370
a61af66fc99e Initial load
duke
parents:
diff changeset
371 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
372 // The compiled Java calling convention. The Java convention always passes
a61af66fc99e Initial load
duke
parents:
diff changeset
373 // 64-bit values in adjacent aligned locations (either registers or stack),
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
374 // floats in float registers and doubles in aligned float pairs. There is
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
375 // no backing varargs store for values in registers.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
376 // In the 32-bit build, longs are passed on the stack (cannot be
0
a61af66fc99e Initial load
duke
parents:
diff changeset
377 // passed in I's, because longs in I's get their heads chopped off at
a61af66fc99e Initial load
duke
parents:
diff changeset
378 // interrupt).
a61af66fc99e Initial load
duke
parents:
diff changeset
379 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
380 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
381 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
382 int is_outgoing) {
a61af66fc99e Initial load
duke
parents:
diff changeset
383 assert(F31->as_VMReg()->is_reg(), "overlapping stack/register numbers");
a61af66fc99e Initial load
duke
parents:
diff changeset
384
a61af66fc99e Initial load
duke
parents:
diff changeset
385 const int int_reg_max = SPARC_ARGS_IN_REGS_NUM;
a61af66fc99e Initial load
duke
parents:
diff changeset
386 const int flt_reg_max = 8;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
387
0
a61af66fc99e Initial load
duke
parents:
diff changeset
388 int int_reg = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
389 int flt_reg = 0;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
390 int slot = 0;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
391
0
a61af66fc99e Initial load
duke
parents:
diff changeset
392 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
393 switch (sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
394 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
395 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
396 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
397 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
398 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
399 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
400 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
401 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
402 case T_ADDRESS: // Used, e.g., in slow-path locking for the lock's stack address
a61af66fc99e Initial load
duke
parents:
diff changeset
403 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
404 if (int_reg < int_reg_max) {
a61af66fc99e Initial load
duke
parents:
diff changeset
405 Register r = is_outgoing ? as_oRegister(int_reg++) : as_iRegister(int_reg++);
a61af66fc99e Initial load
duke
parents:
diff changeset
406 regs[i].set1(r->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
407 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
408 regs[i].set1(VMRegImpl::stack2reg(slot++));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
409 }
a61af66fc99e Initial load
duke
parents:
diff changeset
410 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
411
a61af66fc99e Initial load
duke
parents:
diff changeset
412 #ifdef _LP64
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
413 case T_LONG:
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
414 assert(sig_bt[i+1] == T_VOID, "expecting VOID in other half");
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
415 // fall-through
0
a61af66fc99e Initial load
duke
parents:
diff changeset
416 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
417 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
418 case T_ADDRESS: // Used, e.g., in slow-path locking for the lock's stack address
a61af66fc99e Initial load
duke
parents:
diff changeset
419 if (int_reg < int_reg_max) {
a61af66fc99e Initial load
duke
parents:
diff changeset
420 Register r = is_outgoing ? as_oRegister(int_reg++) : as_iRegister(int_reg++);
a61af66fc99e Initial load
duke
parents:
diff changeset
421 regs[i].set2(r->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
422 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
423 slot = round_to(slot, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
424 regs[i].set2(VMRegImpl::stack2reg(slot));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
425 slot += 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
426 }
a61af66fc99e Initial load
duke
parents:
diff changeset
427 break;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
428 #else
0
a61af66fc99e Initial load
duke
parents:
diff changeset
429 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
430 assert(sig_bt[i+1] == T_VOID, "expecting VOID in other half");
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
431 // On 32-bit SPARC put longs always on the stack to keep the pressure off
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
432 // integer argument registers. They should be used for oops.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
433 slot = round_to(slot, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
434 regs[i].set2(VMRegImpl::stack2reg(slot));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
435 slot += 2;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
436 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
437 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
438
a61af66fc99e Initial load
duke
parents:
diff changeset
439 case T_FLOAT:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
440 if (flt_reg < flt_reg_max) {
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
441 FloatRegister r = as_FloatRegister(flt_reg++);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
442 regs[i].set1(r->as_VMReg());
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
443 } else {
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
444 regs[i].set1(VMRegImpl::stack2reg(slot++));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
445 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
446 break;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
447
0
a61af66fc99e Initial load
duke
parents:
diff changeset
448 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
449 assert(sig_bt[i+1] == T_VOID, "expecting half");
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
450 if (round_to(flt_reg, 2) + 1 < flt_reg_max) {
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
451 flt_reg = round_to(flt_reg, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
452 FloatRegister r = as_FloatRegister(flt_reg);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
453 regs[i].set2(r->as_VMReg());
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
454 flt_reg += 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
455 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
456 slot = round_to(slot, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
457 regs[i].set2(VMRegImpl::stack2reg(slot));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
458 slot += 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
459 }
a61af66fc99e Initial load
duke
parents:
diff changeset
460 break;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
461
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
462 case T_VOID:
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
463 regs[i].set_bad(); // Halves of longs & doubles
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
464 break;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
465
0
a61af66fc99e Initial load
duke
parents:
diff changeset
466 default:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
467 fatal(err_msg_res("unknown basic type %d", sig_bt[i]));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
468 break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
469 }
a61af66fc99e Initial load
duke
parents:
diff changeset
470 }
a61af66fc99e Initial load
duke
parents:
diff changeset
471
a61af66fc99e Initial load
duke
parents:
diff changeset
472 // retun the amount of stack space these arguments will need.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
473 return slot;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
474 }
a61af66fc99e Initial load
duke
parents:
diff changeset
475
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
476 // Helper class mostly to avoid passing masm everywhere, and handle
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
477 // store displacement overflow logic.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
478 class AdapterGenerator {
a61af66fc99e Initial load
duke
parents:
diff changeset
479 MacroAssembler *masm;
a61af66fc99e Initial load
duke
parents:
diff changeset
480 Register Rdisp;
a61af66fc99e Initial load
duke
parents:
diff changeset
481 void set_Rdisp(Register r) { Rdisp = r; }
a61af66fc99e Initial load
duke
parents:
diff changeset
482
a61af66fc99e Initial load
duke
parents:
diff changeset
483 void patch_callers_callsite();
a61af66fc99e Initial load
duke
parents:
diff changeset
484
a61af66fc99e Initial load
duke
parents:
diff changeset
485 // base+st_off points to top of argument
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
486 int arg_offset(const int st_off) { return st_off; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
487 int next_arg_offset(const int st_off) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
488 return st_off - Interpreter::stackElementSize;
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
489 }
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
490
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
491 // Argument slot values may be loaded first into a register because
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
492 // they might not fit into displacement.
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
493 RegisterOrConstant arg_slot(const int st_off);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
494 RegisterOrConstant next_arg_slot(const int st_off);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
495
0
a61af66fc99e Initial load
duke
parents:
diff changeset
496 // Stores long into offset pointed to by base
a61af66fc99e Initial load
duke
parents:
diff changeset
497 void store_c2i_long(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
498 const int st_off, bool is_stack);
a61af66fc99e Initial load
duke
parents:
diff changeset
499 void store_c2i_object(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
500 const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
501 void store_c2i_int(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
502 const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
503 void store_c2i_double(VMReg r_2,
a61af66fc99e Initial load
duke
parents:
diff changeset
504 VMReg r_1, Register base, const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
505 void store_c2i_float(FloatRegister f, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
506 const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
507
a61af66fc99e Initial load
duke
parents:
diff changeset
508 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
509 void gen_c2i_adapter(int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
510 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
511 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
512 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
513 const VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
514 Label& skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
515 void gen_i2c_adapter(int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
516 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
517 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
518 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
519 const VMRegPair *regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
520
a61af66fc99e Initial load
duke
parents:
diff changeset
521 AdapterGenerator(MacroAssembler *_masm) : masm(_masm) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
522 };
a61af66fc99e Initial load
duke
parents:
diff changeset
523
a61af66fc99e Initial load
duke
parents:
diff changeset
524
a61af66fc99e Initial load
duke
parents:
diff changeset
525 // Patch the callers callsite with entry to compiled code if it exists.
a61af66fc99e Initial load
duke
parents:
diff changeset
526 void AdapterGenerator::patch_callers_callsite() {
a61af66fc99e Initial load
duke
parents:
diff changeset
527 Label L;
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
528 __ ld_ptr(G5_method, in_bytes(Method::code_offset()), G3_scratch);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
529 __ br_null(G3_scratch, false, Assembler::pt, L);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
530 __ delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
531 // Call into the VM to patch the caller, then jump to compiled callee
a61af66fc99e Initial load
duke
parents:
diff changeset
532 __ save_frame(4); // Args in compiled layout; do not blow them
a61af66fc99e Initial load
duke
parents:
diff changeset
533
a61af66fc99e Initial load
duke
parents:
diff changeset
534 // Must save all the live Gregs the list is:
a61af66fc99e Initial load
duke
parents:
diff changeset
535 // G1: 1st Long arg (32bit build)
a61af66fc99e Initial load
duke
parents:
diff changeset
536 // G2: global allocated to TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
537 // G3: used in inline cache check (scratch)
a61af66fc99e Initial load
duke
parents:
diff changeset
538 // G4: 2nd Long arg (32bit build);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
539 // G5: used in inline cache check (Method*)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
540
a61af66fc99e Initial load
duke
parents:
diff changeset
541 // The longs must go to the stack by hand since in the 32 bit build they can be trashed by window ops.
a61af66fc99e Initial load
duke
parents:
diff changeset
542
a61af66fc99e Initial load
duke
parents:
diff changeset
543 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
544 // mov(s,d)
a61af66fc99e Initial load
duke
parents:
diff changeset
545 __ mov(G1, L1);
a61af66fc99e Initial load
duke
parents:
diff changeset
546 __ mov(G4, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
547 __ mov(G5_method, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
548 __ mov(G5_method, O0); // VM needs target method
a61af66fc99e Initial load
duke
parents:
diff changeset
549 __ mov(I7, O1); // VM needs caller's callsite
a61af66fc99e Initial load
duke
parents:
diff changeset
550 // Must be a leaf call...
a61af66fc99e Initial load
duke
parents:
diff changeset
551 // can be very far once the blob has been relocated
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
552 AddressLiteral dest(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
553 __ relocate(relocInfo::runtime_call_type);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
554 __ jumpl_to(dest, O7, O7);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
555 __ delayed()->mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
556 __ mov(L7_thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
557 __ mov(L1, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
558 __ mov(L4, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
559 __ mov(L5, G5_method);
a61af66fc99e Initial load
duke
parents:
diff changeset
560 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
561 __ stx(G1, FP, -8 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
562 __ stx(G4, FP, -16 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
563 __ mov(G5_method, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
564 __ mov(G5_method, O0); // VM needs target method
a61af66fc99e Initial load
duke
parents:
diff changeset
565 __ mov(I7, O1); // VM needs caller's callsite
a61af66fc99e Initial load
duke
parents:
diff changeset
566 // Must be a leaf call...
a61af66fc99e Initial load
duke
parents:
diff changeset
567 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
568 __ delayed()->mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
569 __ mov(L7_thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
570 __ ldx(FP, -8 + STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
571 __ ldx(FP, -16 + STACK_BIAS, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
572 __ mov(L5, G5_method);
a61af66fc99e Initial load
duke
parents:
diff changeset
573 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
574
a61af66fc99e Initial load
duke
parents:
diff changeset
575 __ restore(); // Restore args
a61af66fc99e Initial load
duke
parents:
diff changeset
576 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
577 }
a61af66fc99e Initial load
duke
parents:
diff changeset
578
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
579
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
580 RegisterOrConstant AdapterGenerator::arg_slot(const int st_off) {
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
581 RegisterOrConstant roc(arg_offset(st_off));
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
582 return __ ensure_simm13_or_reg(roc, Rdisp);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
583 }
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
584
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
585 RegisterOrConstant AdapterGenerator::next_arg_slot(const int st_off) {
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
586 RegisterOrConstant roc(next_arg_offset(st_off));
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
587 return __ ensure_simm13_or_reg(roc, Rdisp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
588 }
a61af66fc99e Initial load
duke
parents:
diff changeset
589
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
590
0
a61af66fc99e Initial load
duke
parents:
diff changeset
591 // Stores long into offset pointed to by base
a61af66fc99e Initial load
duke
parents:
diff changeset
592 void AdapterGenerator::store_c2i_long(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
593 const int st_off, bool is_stack) {
a61af66fc99e Initial load
duke
parents:
diff changeset
594 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
595 // In V9, longs are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
596 // data is passed in only 1 slot.
a61af66fc99e Initial load
duke
parents:
diff changeset
597 __ stx(r, base, next_arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
598 #else
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 116
diff changeset
599 #ifdef COMPILER2
0
a61af66fc99e Initial load
duke
parents:
diff changeset
600 // Misaligned store of 64-bit data
a61af66fc99e Initial load
duke
parents:
diff changeset
601 __ stw(r, base, arg_slot(st_off)); // lo bits
a61af66fc99e Initial load
duke
parents:
diff changeset
602 __ srlx(r, 32, r);
a61af66fc99e Initial load
duke
parents:
diff changeset
603 __ stw(r, base, next_arg_slot(st_off)); // hi bits
a61af66fc99e Initial load
duke
parents:
diff changeset
604 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
605 if (is_stack) {
a61af66fc99e Initial load
duke
parents:
diff changeset
606 // Misaligned store of 64-bit data
a61af66fc99e Initial load
duke
parents:
diff changeset
607 __ stw(r, base, arg_slot(st_off)); // lo bits
a61af66fc99e Initial load
duke
parents:
diff changeset
608 __ srlx(r, 32, r);
a61af66fc99e Initial load
duke
parents:
diff changeset
609 __ stw(r, base, next_arg_slot(st_off)); // hi bits
a61af66fc99e Initial load
duke
parents:
diff changeset
610 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
611 __ stw(r->successor(), base, arg_slot(st_off) ); // lo bits
a61af66fc99e Initial load
duke
parents:
diff changeset
612 __ stw(r , base, next_arg_slot(st_off)); // hi bits
a61af66fc99e Initial load
duke
parents:
diff changeset
613 }
a61af66fc99e Initial load
duke
parents:
diff changeset
614 #endif // COMPILER2
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 116
diff changeset
615 #endif // _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
616 }
a61af66fc99e Initial load
duke
parents:
diff changeset
617
a61af66fc99e Initial load
duke
parents:
diff changeset
618 void AdapterGenerator::store_c2i_object(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
619 const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
620 __ st_ptr (r, base, arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
621 }
a61af66fc99e Initial load
duke
parents:
diff changeset
622
a61af66fc99e Initial load
duke
parents:
diff changeset
623 void AdapterGenerator::store_c2i_int(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
624 const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
625 __ st (r, base, arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
626 }
a61af66fc99e Initial load
duke
parents:
diff changeset
627
a61af66fc99e Initial load
duke
parents:
diff changeset
628 // Stores into offset pointed to by base
a61af66fc99e Initial load
duke
parents:
diff changeset
629 void AdapterGenerator::store_c2i_double(VMReg r_2,
a61af66fc99e Initial load
duke
parents:
diff changeset
630 VMReg r_1, Register base, const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
631 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
632 // In V9, doubles are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
633 // data is passed in only 1 slot.
a61af66fc99e Initial load
duke
parents:
diff changeset
634 __ stf(FloatRegisterImpl::D, r_1->as_FloatRegister(), base, next_arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
635 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
636 // Need to marshal 64-bit value from misaligned Lesp loads
a61af66fc99e Initial load
duke
parents:
diff changeset
637 __ stf(FloatRegisterImpl::S, r_1->as_FloatRegister(), base, next_arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
638 __ stf(FloatRegisterImpl::S, r_2->as_FloatRegister(), base, arg_slot(st_off) );
a61af66fc99e Initial load
duke
parents:
diff changeset
639 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
640 }
a61af66fc99e Initial load
duke
parents:
diff changeset
641
a61af66fc99e Initial load
duke
parents:
diff changeset
642 void AdapterGenerator::store_c2i_float(FloatRegister f, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
643 const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
644 __ stf(FloatRegisterImpl::S, f, base, arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
645 }
a61af66fc99e Initial load
duke
parents:
diff changeset
646
a61af66fc99e Initial load
duke
parents:
diff changeset
647 void AdapterGenerator::gen_c2i_adapter(
a61af66fc99e Initial load
duke
parents:
diff changeset
648 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
649 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
650 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
651 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
652 const VMRegPair *regs,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
653 Label& L_skip_fixup) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
654
a61af66fc99e Initial load
duke
parents:
diff changeset
655 // Before we get into the guts of the C2I adapter, see if we should be here
a61af66fc99e Initial load
duke
parents:
diff changeset
656 // at all. We've come from compiled code and are attempting to jump to the
a61af66fc99e Initial load
duke
parents:
diff changeset
657 // interpreter, which means the caller made a static call to get here
a61af66fc99e Initial load
duke
parents:
diff changeset
658 // (vcalls always get a compiled target if there is one). Check for a
a61af66fc99e Initial load
duke
parents:
diff changeset
659 // compiled target. If there is one, we need to patch the caller's call.
a61af66fc99e Initial load
duke
parents:
diff changeset
660 // However we will run interpreted if we come thru here. The next pass
a61af66fc99e Initial load
duke
parents:
diff changeset
661 // thru the call site will run compiled. If we ran compiled here then
a61af66fc99e Initial load
duke
parents:
diff changeset
662 // we can (theorectically) do endless i2c->c2i->i2c transitions during
a61af66fc99e Initial load
duke
parents:
diff changeset
663 // deopt/uncommon trap cycles. If we always go interpreted here then
a61af66fc99e Initial load
duke
parents:
diff changeset
664 // we can have at most one and don't need to play any tricks to keep
a61af66fc99e Initial load
duke
parents:
diff changeset
665 // from endlessly growing the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
666 //
a61af66fc99e Initial load
duke
parents:
diff changeset
667 // Actually if we detected that we had an i2c->c2i transition here we
a61af66fc99e Initial load
duke
parents:
diff changeset
668 // ought to be able to reset the world back to the state of the interpreted
a61af66fc99e Initial load
duke
parents:
diff changeset
669 // call and not bother building another interpreter arg area. We don't
a61af66fc99e Initial load
duke
parents:
diff changeset
670 // do that at this point.
a61af66fc99e Initial load
duke
parents:
diff changeset
671
a61af66fc99e Initial load
duke
parents:
diff changeset
672 patch_callers_callsite();
a61af66fc99e Initial load
duke
parents:
diff changeset
673
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
674 __ bind(L_skip_fixup);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
675
a61af66fc99e Initial load
duke
parents:
diff changeset
676 // Since all args are passed on the stack, total_args_passed*wordSize is the
a61af66fc99e Initial load
duke
parents:
diff changeset
677 // space we need. Add in varargs area needed by the interpreter. Round up
a61af66fc99e Initial load
duke
parents:
diff changeset
678 // to stack alignment.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
679 const int arg_size = total_args_passed * Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
680 const int varargs_area =
a61af66fc99e Initial load
duke
parents:
diff changeset
681 (frame::varargs_offset - frame::register_save_words)*wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
682 const int extraspace = round_to(arg_size + varargs_area, 2*wordSize);
a61af66fc99e Initial load
duke
parents:
diff changeset
683
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
684 const int bias = STACK_BIAS;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
685 const int interp_arg_offset = frame::varargs_offset*wordSize +
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
686 (total_args_passed-1)*Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
687
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
688 const Register base = SP;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
689
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
690 // Make some extra space on the stack.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
691 __ sub(SP, __ ensure_simm13_or_reg(extraspace, G3_scratch), SP);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
692 set_Rdisp(G3_scratch);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
693
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
694 // Write the args into the outgoing interpreter space.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
695 for (int i = 0; i < total_args_passed; i++) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
696 const int st_off = interp_arg_offset - (i*Interpreter::stackElementSize) + bias;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
697 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
698 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
699 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
700 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
701 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
702 }
a61af66fc99e Initial load
duke
parents:
diff changeset
703 if (r_1->is_stack()) { // Pretend stack targets are loaded into G1
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
704 RegisterOrConstant ld_off = reg2offset(r_1) + extraspace + bias;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
705 ld_off = __ ensure_simm13_or_reg(ld_off, Rdisp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
706 r_1 = G1_scratch->as_VMReg();// as part of the load/store shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
707 if (!r_2->is_valid()) __ ld (base, ld_off, G1_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
708 else __ ldx(base, ld_off, G1_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
709 }
a61af66fc99e Initial load
duke
parents:
diff changeset
710
a61af66fc99e Initial load
duke
parents:
diff changeset
711 if (r_1->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
712 Register r = r_1->as_Register()->after_restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
713 if (sig_bt[i] == T_OBJECT || sig_bt[i] == T_ARRAY) {
a61af66fc99e Initial load
duke
parents:
diff changeset
714 store_c2i_object(r, base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
715 } else if (sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
716 store_c2i_long(r, base, st_off, r_2->is_stack());
a61af66fc99e Initial load
duke
parents:
diff changeset
717 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
718 store_c2i_int(r, base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
719 }
a61af66fc99e Initial load
duke
parents:
diff changeset
720 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
721 assert(r_1->is_FloatRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
722 if (sig_bt[i] == T_FLOAT) {
a61af66fc99e Initial load
duke
parents:
diff changeset
723 store_c2i_float(r_1->as_FloatRegister(), base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
724 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
725 assert(sig_bt[i] == T_DOUBLE, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
726 store_c2i_double(r_2, r_1, base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
727 }
a61af66fc99e Initial load
duke
parents:
diff changeset
728 }
a61af66fc99e Initial load
duke
parents:
diff changeset
729 }
a61af66fc99e Initial load
duke
parents:
diff changeset
730
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
731 // Load the interpreter entry point.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
732 __ ld_ptr(G5_method, in_bytes(Method::interpreter_entry_offset()), G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
733
a61af66fc99e Initial load
duke
parents:
diff changeset
734 // Pass O5_savedSP as an argument to the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
735 // The interpreter will restore SP to this value before returning.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
736 __ add(SP, __ ensure_simm13_or_reg(extraspace, G1), O5_savedSP);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
737
a61af66fc99e Initial load
duke
parents:
diff changeset
738 __ mov((frame::varargs_offset)*wordSize -
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
739 1*Interpreter::stackElementSize+bias+BytesPerWord, G1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
740 // Jump to the interpreter just as if interpreter was doing it.
a61af66fc99e Initial load
duke
parents:
diff changeset
741 __ jmpl(G3_scratch, 0, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
742 // Setup Lesp for the call. Cannot actually set Lesp as the current Lesp
a61af66fc99e Initial load
duke
parents:
diff changeset
743 // (really L0) is in use by the compiled frame as a generic temp. However,
a61af66fc99e Initial load
duke
parents:
diff changeset
744 // the interpreter does not know where its args are without some kind of
a61af66fc99e Initial load
duke
parents:
diff changeset
745 // arg pointer being passed in. Pass it in Gargs.
a61af66fc99e Initial load
duke
parents:
diff changeset
746 __ delayed()->add(SP, G1, Gargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
747 }
a61af66fc99e Initial load
duke
parents:
diff changeset
748
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
749 static void range_check(MacroAssembler* masm, Register pc_reg, Register temp_reg, Register temp2_reg,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
750 address code_start, address code_end,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
751 Label& L_ok) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
752 Label L_fail;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
753 __ set(ExternalAddress(code_start), temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
754 __ set(pointer_delta(code_end, code_start, 1), temp2_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
755 __ cmp(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
756 __ brx(Assembler::lessEqualUnsigned, false, Assembler::pn, L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
757 __ delayed()->add(temp_reg, temp2_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
758 __ cmp(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
759 __ cmp_and_brx_short(pc_reg, temp_reg, Assembler::lessUnsigned, Assembler::pt, L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
760 __ bind(L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
761 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
762
0
a61af66fc99e Initial load
duke
parents:
diff changeset
763 void AdapterGenerator::gen_i2c_adapter(
a61af66fc99e Initial load
duke
parents:
diff changeset
764 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
765 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
766 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
767 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
768 const VMRegPair *regs) {
a61af66fc99e Initial load
duke
parents:
diff changeset
769
a61af66fc99e Initial load
duke
parents:
diff changeset
770 // Generate an I2C adapter: adjust the I-frame to make space for the C-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
771 // layout. Lesp was saved by the calling I-frame and will be restored on
a61af66fc99e Initial load
duke
parents:
diff changeset
772 // return. Meanwhile, outgoing arg space is all owned by the callee
a61af66fc99e Initial load
duke
parents:
diff changeset
773 // C-frame, so we can mangle it at will. After adjusting the frame size,
a61af66fc99e Initial load
duke
parents:
diff changeset
774 // hoist register arguments and repack other args according to the compiled
a61af66fc99e Initial load
duke
parents:
diff changeset
775 // code convention. Finally, end in a jump to the compiled code. The entry
a61af66fc99e Initial load
duke
parents:
diff changeset
776 // point address is the start of the buffer.
a61af66fc99e Initial load
duke
parents:
diff changeset
777
a61af66fc99e Initial load
duke
parents:
diff changeset
778 // We will only enter here from an interpreted frame and never from after
a61af66fc99e Initial load
duke
parents:
diff changeset
779 // passing thru a c2i. Azul allowed this but we do not. If we lose the
a61af66fc99e Initial load
duke
parents:
diff changeset
780 // race and use a c2i we will remain interpreted for the race loser(s).
a61af66fc99e Initial load
duke
parents:
diff changeset
781 // This removes all sorts of headaches on the x86 side and also eliminates
a61af66fc99e Initial load
duke
parents:
diff changeset
782 // the possibility of having c2i -> i2c -> c2i -> ... endless transitions.
a61af66fc99e Initial load
duke
parents:
diff changeset
783
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
784 // More detail:
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
785 // Adapters can be frameless because they do not require the caller
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
786 // to perform additional cleanup work, such as correcting the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
787 // An i2c adapter is frameless because the *caller* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
788 // routinely repairs its own stack pointer (from interpreter_frame_last_sp),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
789 // even if a callee has modified the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
790 // A c2i adapter is frameless because the *callee* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
791 // routinely repairs its caller's stack pointer (from sender_sp, which is set
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
792 // up via the senderSP register).
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
793 // In other words, if *either* the caller or callee is interpreted, we can
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
794 // get the stack pointer repaired after a call.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
795 // This is why c2i and i2c adapters cannot be indefinitely composed.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
796 // In particular, if a c2i adapter were to somehow call an i2c adapter,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
797 // both caller and callee would be compiled methods, and neither would
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
798 // clean up the stack pointer changes performed by the two adapters.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
799 // If this happens, control eventually transfers back to the compiled
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
800 // caller, but with an uncorrected stack, causing delayed havoc.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
801
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
802 if (VerifyAdapterCalls &&
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
803 (Interpreter::code() != NULL || StubRoutines::code1() != NULL)) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
804 // So, let's test for cascading c2i/i2c adapters right now.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
805 // assert(Interpreter::contains($return_addr) ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
806 // StubRoutines::contains($return_addr),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
807 // "i2c adapter must return to an interpreter frame");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
808 __ block_comment("verify_i2c { ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
809 Label L_ok;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
810 if (Interpreter::code() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
811 range_check(masm, O7, O0, O1,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
812 Interpreter::code()->code_start(), Interpreter::code()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
813 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
814 if (StubRoutines::code1() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
815 range_check(masm, O7, O0, O1,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
816 StubRoutines::code1()->code_begin(), StubRoutines::code1()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
817 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
818 if (StubRoutines::code2() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
819 range_check(masm, O7, O0, O1,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
820 StubRoutines::code2()->code_begin(), StubRoutines::code2()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
821 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
822 const char* msg = "i2c adapter must return to an interpreter frame";
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
823 __ block_comment(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
824 __ stop(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
825 __ bind(L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
826 __ block_comment("} verify_i2ce ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
827 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
828
0
a61af66fc99e Initial load
duke
parents:
diff changeset
829 // As you can see from the list of inputs & outputs there are not a lot
a61af66fc99e Initial load
duke
parents:
diff changeset
830 // of temp registers to work with: mostly G1, G3 & G4.
a61af66fc99e Initial load
duke
parents:
diff changeset
831
a61af66fc99e Initial load
duke
parents:
diff changeset
832 // Inputs:
a61af66fc99e Initial load
duke
parents:
diff changeset
833 // G2_thread - TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
834 // G5_method - Method oop
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
835 // G4 (Gargs) - Pointer to interpreter's args
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
836 // O0..O4 - free for scratch
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
837 // O5_savedSP - Caller's saved SP, to be restored if needed
0
a61af66fc99e Initial load
duke
parents:
diff changeset
838 // O6 - Current SP!
a61af66fc99e Initial load
duke
parents:
diff changeset
839 // O7 - Valid return address
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
840 // L0-L7, I0-I7 - Caller's temps (no frame pushed yet)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
841
a61af66fc99e Initial load
duke
parents:
diff changeset
842 // Outputs:
a61af66fc99e Initial load
duke
parents:
diff changeset
843 // G2_thread - TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
844 // O0-O5 - Outgoing args in compiled layout
a61af66fc99e Initial load
duke
parents:
diff changeset
845 // O6 - Adjusted or restored SP
a61af66fc99e Initial load
duke
parents:
diff changeset
846 // O7 - Valid return address
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1506
diff changeset
847 // L0-L7, I0-I7 - Caller's temps (no frame pushed yet)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
848 // F0-F7 - more outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
849
a61af66fc99e Initial load
duke
parents:
diff changeset
850
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
851 // Gargs is the incoming argument base, and also an outgoing argument.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
852 __ sub(Gargs, BytesPerWord, Gargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
853
a61af66fc99e Initial load
duke
parents:
diff changeset
854 // ON ENTRY TO THE CODE WE ARE MAKING, WE HAVE AN INTERPRETED FRAME
a61af66fc99e Initial load
duke
parents:
diff changeset
855 // WITH O7 HOLDING A VALID RETURN PC
a61af66fc99e Initial load
duke
parents:
diff changeset
856 //
a61af66fc99e Initial load
duke
parents:
diff changeset
857 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
858 // : java stack :
a61af66fc99e Initial load
duke
parents:
diff changeset
859 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
860 // +--------------+ <--- start of outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
861 // | receiver | |
a61af66fc99e Initial load
duke
parents:
diff changeset
862 // : rest of args : |---size is java-arg-words
a61af66fc99e Initial load
duke
parents:
diff changeset
863 // | | |
a61af66fc99e Initial load
duke
parents:
diff changeset
864 // +--------------+ <--- O4_args (misaligned) and Lesp if prior is not C2I
a61af66fc99e Initial load
duke
parents:
diff changeset
865 // | | |
a61af66fc99e Initial load
duke
parents:
diff changeset
866 // : unused : |---Space for max Java stack, plus stack alignment
a61af66fc99e Initial load
duke
parents:
diff changeset
867 // | | |
a61af66fc99e Initial load
duke
parents:
diff changeset
868 // +--------------+ <--- SP + 16*wordsize
a61af66fc99e Initial load
duke
parents:
diff changeset
869 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
870 // : window :
a61af66fc99e Initial load
duke
parents:
diff changeset
871 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
872 // +--------------+ <--- SP
a61af66fc99e Initial load
duke
parents:
diff changeset
873
a61af66fc99e Initial load
duke
parents:
diff changeset
874 // WE REPACK THE STACK. We use the common calling convention layout as
a61af66fc99e Initial load
duke
parents:
diff changeset
875 // discovered by calling SharedRuntime::calling_convention. We assume it
a61af66fc99e Initial load
duke
parents:
diff changeset
876 // causes an arbitrary shuffle of memory, which may require some register
a61af66fc99e Initial load
duke
parents:
diff changeset
877 // temps to do the shuffle. We hope for (and optimize for) the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
878 // temps are not needed. We may have to resize the stack slightly, in case
a61af66fc99e Initial load
duke
parents:
diff changeset
879 // we need alignment padding (32-bit interpreter can pass longs & doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
880 // misaligned, but the compilers expect them aligned).
a61af66fc99e Initial load
duke
parents:
diff changeset
881 //
a61af66fc99e Initial load
duke
parents:
diff changeset
882 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
883 // : java stack :
a61af66fc99e Initial load
duke
parents:
diff changeset
884 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
885 // +--------------+ <--- start of outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
886 // | pad, align | |
a61af66fc99e Initial load
duke
parents:
diff changeset
887 // +--------------+ |
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
888 // | ints, longs, | |
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
889 // | floats, | |---Outgoing stack args.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
890 // : doubles : | First few args in registers.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
891 // | | |
0
a61af66fc99e Initial load
duke
parents:
diff changeset
892 // +--------------+ <--- SP' + 16*wordsize
a61af66fc99e Initial load
duke
parents:
diff changeset
893 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
894 // : window :
a61af66fc99e Initial load
duke
parents:
diff changeset
895 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
896 // +--------------+ <--- SP'
a61af66fc99e Initial load
duke
parents:
diff changeset
897
a61af66fc99e Initial load
duke
parents:
diff changeset
898 // ON EXIT FROM THE CODE WE ARE MAKING, WE STILL HAVE AN INTERPRETED FRAME
a61af66fc99e Initial load
duke
parents:
diff changeset
899 // WITH O7 HOLDING A VALID RETURN PC - ITS JUST THAT THE ARGS ARE NOW SETUP
a61af66fc99e Initial load
duke
parents:
diff changeset
900 // FOR COMPILED CODE AND THE FRAME SLIGHTLY GROWN.
a61af66fc99e Initial load
duke
parents:
diff changeset
901
a61af66fc99e Initial load
duke
parents:
diff changeset
902 // Cut-out for having no stack args. Since up to 6 args are passed
a61af66fc99e Initial load
duke
parents:
diff changeset
903 // in registers, we will commonly have no stack args.
a61af66fc99e Initial load
duke
parents:
diff changeset
904 if (comp_args_on_stack > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
905 // Convert VMReg stack slots to words.
a61af66fc99e Initial load
duke
parents:
diff changeset
906 int comp_words_on_stack = round_to(comp_args_on_stack*VMRegImpl::stack_slot_size, wordSize)>>LogBytesPerWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
907 // Round up to miminum stack alignment, in wordSize
a61af66fc99e Initial load
duke
parents:
diff changeset
908 comp_words_on_stack = round_to(comp_words_on_stack, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
909 // Now compute the distance from Lesp to SP. This calculation does not
a61af66fc99e Initial load
duke
parents:
diff changeset
910 // include the space for total_args_passed because Lesp has not yet popped
a61af66fc99e Initial load
duke
parents:
diff changeset
911 // the arguments.
a61af66fc99e Initial load
duke
parents:
diff changeset
912 __ sub(SP, (comp_words_on_stack)*wordSize, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
913 }
a61af66fc99e Initial load
duke
parents:
diff changeset
914
a61af66fc99e Initial load
duke
parents:
diff changeset
915 // Now generate the shuffle code. Pick up all register args and move the
a61af66fc99e Initial load
duke
parents:
diff changeset
916 // rest through G1_scratch.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
917 for (int i = 0; i < total_args_passed; i++) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
918 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
919 // Longs and doubles are passed in native word order, but misaligned
a61af66fc99e Initial load
duke
parents:
diff changeset
920 // in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
921 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
922 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
923 }
a61af66fc99e Initial load
duke
parents:
diff changeset
924
a61af66fc99e Initial load
duke
parents:
diff changeset
925 // Pick up 0, 1 or 2 words from Lesp+offset. Assume mis-aligned in the
a61af66fc99e Initial load
duke
parents:
diff changeset
926 // 32-bit build and aligned in the 64-bit build. Look for the obvious
a61af66fc99e Initial load
duke
parents:
diff changeset
927 // ldx/lddf optimizations.
a61af66fc99e Initial load
duke
parents:
diff changeset
928
a61af66fc99e Initial load
duke
parents:
diff changeset
929 // Load in argument order going down.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
930 const int ld_off = (total_args_passed-i)*Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
931 set_Rdisp(G1_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
932
a61af66fc99e Initial load
duke
parents:
diff changeset
933 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
934 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
935 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
936 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
937 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
938 }
a61af66fc99e Initial load
duke
parents:
diff changeset
939 if (r_1->is_stack()) { // Pretend stack targets are loaded into F8/F9
a61af66fc99e Initial load
duke
parents:
diff changeset
940 r_1 = F8->as_VMReg(); // as part of the load/store shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
941 if (r_2->is_valid()) r_2 = r_1->next();
a61af66fc99e Initial load
duke
parents:
diff changeset
942 }
a61af66fc99e Initial load
duke
parents:
diff changeset
943 if (r_1->is_Register()) { // Register argument
a61af66fc99e Initial load
duke
parents:
diff changeset
944 Register r = r_1->as_Register()->after_restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
945 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
946 __ ld(Gargs, arg_slot(ld_off), r);
a61af66fc99e Initial load
duke
parents:
diff changeset
947 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
948 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
949 // In V9, longs are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
950 // data is passed in only 1 slot.
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
951 RegisterOrConstant slot = (sig_bt[i] == T_LONG) ?
0
a61af66fc99e Initial load
duke
parents:
diff changeset
952 next_arg_slot(ld_off) : arg_slot(ld_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
953 __ ldx(Gargs, slot, r);
a61af66fc99e Initial load
duke
parents:
diff changeset
954 #else
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
955 fatal("longs should be on stack");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
956 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
957 }
a61af66fc99e Initial load
duke
parents:
diff changeset
958 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
959 assert(r_1->is_FloatRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
960 if (!r_2->is_valid()) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
961 __ ldf(FloatRegisterImpl::S, Gargs, arg_slot(ld_off), r_1->as_FloatRegister());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
962 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
963 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
964 // In V9, doubles are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
965 // data is passed in only 1 slot. This code also handles longs that
a61af66fc99e Initial load
duke
parents:
diff changeset
966 // are passed on the stack, but need a stack-to-stack move through a
a61af66fc99e Initial load
duke
parents:
diff changeset
967 // spare float register.
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
968 RegisterOrConstant slot = (sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) ?
0
a61af66fc99e Initial load
duke
parents:
diff changeset
969 next_arg_slot(ld_off) : arg_slot(ld_off);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
970 __ ldf(FloatRegisterImpl::D, Gargs, slot, r_1->as_FloatRegister());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
971 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
972 // Need to marshal 64-bit value from misaligned Lesp loads
a61af66fc99e Initial load
duke
parents:
diff changeset
973 __ ldf(FloatRegisterImpl::S, Gargs, next_arg_slot(ld_off), r_1->as_FloatRegister());
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
974 __ ldf(FloatRegisterImpl::S, Gargs, arg_slot(ld_off), r_2->as_FloatRegister());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
975 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
976 }
a61af66fc99e Initial load
duke
parents:
diff changeset
977 }
a61af66fc99e Initial load
duke
parents:
diff changeset
978 // Was the argument really intended to be on the stack, but was loaded
a61af66fc99e Initial load
duke
parents:
diff changeset
979 // into F8/F9?
a61af66fc99e Initial load
duke
parents:
diff changeset
980 if (regs[i].first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
981 assert(r_1->as_FloatRegister() == F8, "fix this code");
a61af66fc99e Initial load
duke
parents:
diff changeset
982 // Convert stack slot to an SP offset
a61af66fc99e Initial load
duke
parents:
diff changeset
983 int st_off = reg2offset(regs[i].first()) + STACK_BIAS;
a61af66fc99e Initial load
duke
parents:
diff changeset
984 // Store down the shuffled stack word. Target address _is_ aligned.
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
985 RegisterOrConstant slot = __ ensure_simm13_or_reg(st_off, Rdisp);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
986 if (!r_2->is_valid()) __ stf(FloatRegisterImpl::S, r_1->as_FloatRegister(), SP, slot);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
987 else __ stf(FloatRegisterImpl::D, r_1->as_FloatRegister(), SP, slot);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
988 }
a61af66fc99e Initial load
duke
parents:
diff changeset
989 }
a61af66fc99e Initial load
duke
parents:
diff changeset
990
a61af66fc99e Initial load
duke
parents:
diff changeset
991 // Jump to the compiled code just as if compiled code was doing it.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
992 __ ld_ptr(G5_method, in_bytes(Method::from_compiled_offset()), G3);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
993
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
994 // 6243940 We might end up in handle_wrong_method if
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
995 // the callee is deoptimized as we race thru here. If that
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
996 // happens we don't want to take a safepoint because the
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
997 // caller frame will look interpreted and arguments are now
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
998 // "compiled" so it is much better to make this transition
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
999 // invisible to the stack walking code. Unfortunately if
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1000 // we try and find the callee by normal means a safepoint
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1001 // is possible. So we stash the desired callee in the thread
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1002 // and the vm will find there should this case occur.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1003 Address callee_target_addr(G2_thread, JavaThread::callee_target_offset());
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1004 __ st_ptr(G5_method, callee_target_addr);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1005 __ jmpl(G3, 0, G0);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1006 __ delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1008
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 // ---------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 const BasicType *sig_bt,
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1037
diff changeset
1015 const VMRegPair *regs,
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1037
diff changeset
1016 AdapterFingerPrint* fingerprint) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 address i2c_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1018
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 AdapterGenerator agen(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1020
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 agen.gen_i2c_adapter(total_args_passed, comp_args_on_stack, sig_bt, regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1022
a61af66fc99e Initial load
duke
parents:
diff changeset
1023
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 // -------------------------------------------------------------------------
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1025 // Generate a C2I adapter. On entry we know G5 holds the Method*. The
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 // args start out packed in the compiled layout. They need to be unpacked
a61af66fc99e Initial load
duke
parents:
diff changeset
1027 // into the interpreter layout. This will almost always require some stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 // space. We grow the current (compiled) stack, then repack the args. We
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 // finally end in a jump to the generic interpreter entry point. On exit
a61af66fc99e Initial load
duke
parents:
diff changeset
1030 // from the interpreter, the interpreter will restore our SP (lest the
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 // compiled code, which relys solely on SP and not FP, get sick).
a61af66fc99e Initial load
duke
parents:
diff changeset
1032
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 address c2i_unverified_entry = __ pc();
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1034 Label L_skip_fixup;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1035 {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1036 Register R_temp = G1; // another scratch register
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1037
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1038 AddressLiteral ic_miss(SharedRuntime::get_ic_miss_stub());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1039
a61af66fc99e Initial load
duke
parents:
diff changeset
1040 __ verify_oop(O0);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1041 __ load_klass(O0, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1042
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1043 __ ld_ptr(G5_method, CompiledICHolder::holder_klass_offset(), R_temp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 __ cmp(G3_scratch, R_temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1045
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 Label ok, ok2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 __ brx(Assembler::equal, false, Assembler::pt, ok);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1048 __ delayed()->ld_ptr(G5_method, CompiledICHolder::holder_method_offset(), G5_method);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1049 __ jump_to(ic_miss, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1051
a61af66fc99e Initial load
duke
parents:
diff changeset
1052 __ bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 // Method might have been compiled since the call site was patched to
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 // interpreted if that is the case treat it as a miss so we can get
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 // the call site corrected.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1056 __ ld_ptr(G5_method, in_bytes(Method::code_offset()), G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1057 __ bind(ok2);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1058 __ br_null(G3_scratch, false, Assembler::pt, L_skip_fixup);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1059 __ delayed()->nop();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1060 __ jump_to(ic_miss, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1061 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1062
a61af66fc99e Initial load
duke
parents:
diff changeset
1063 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1064
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 address c2i_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1066
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1067 agen.gen_c2i_adapter(total_args_passed, comp_args_on_stack, sig_bt, regs, L_skip_fixup);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1068
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 __ flush();
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1037
diff changeset
1070 return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_unverified_entry);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1071
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1073
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 // Helper function for native calling conventions
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 static VMReg int_stk_helper( int i ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 // Bias any stack based VMReg we get by ignoring the window area
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 // but not the register parameter save area.
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 // This is strange for the following reasons. We'd normally expect
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 // the calling convention to return an VMReg for a stack slot
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 // completely ignoring any abi reserved area. C2 thinks of that
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 // abi area as only out_preserve_stack_slots. This does not include
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 // the area allocated by the C abi to store down integer arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 // because the java calling convention does not use it. So
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 // since c2 assumes that there are only out_preserve_stack_slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 // to bias the optoregs (which impacts VMRegs) when actually referencing any actual stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 // location the c calling convention must add in this bias amount
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 // to make up for the fact that the out_preserve_stack_slots is
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 // insufficient for C calls. What a mess. I sure hope those 6
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 // stack words were worth it on every java call!
a61af66fc99e Initial load
duke
parents:
diff changeset
1091
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 // Another way of cleaning this up would be for out_preserve_stack_slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1093 // to take a parameter to say whether it was C or java calling conventions.
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 // Then things might look a little better (but not much).
a61af66fc99e Initial load
duke
parents:
diff changeset
1095
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 int mem_parm_offset = i - SPARC_ARGS_IN_REGS_NUM;
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 if( mem_parm_offset < 0 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 return as_oRegister(i)->as_VMReg();
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 int actual_offset = (mem_parm_offset + frame::memory_parameter_word_sp_offset) * VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
1101 // Now return a biased offset that will be correct when out_preserve_slots is added back in
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 return VMRegImpl::stack2reg(actual_offset - SharedRuntime::out_preserve_stack_slots());
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1105
a61af66fc99e Initial load
duke
parents:
diff changeset
1106
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
1109 int total_args_passed) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1110
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 // Return the number of VMReg stack_slots needed for the args.
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 // This value does not include an abi space (like register window
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 // save area).
a61af66fc99e Initial load
duke
parents:
diff changeset
1114
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 // The native convention is V8 if !LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 // The LP64 convention is the V9 convention which is slightly more sane.
a61af66fc99e Initial load
duke
parents:
diff changeset
1117
a61af66fc99e Initial load
duke
parents:
diff changeset
1118 // We return the amount of VMReg stack slots we need to reserve for all
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 // the arguments NOT counting out_preserve_stack_slots. Since we always
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 // have space for storing at least 6 registers to memory we start with that.
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 // See int_stk_helper for a further discussion.
a61af66fc99e Initial load
duke
parents:
diff changeset
1122 int max_stack_slots = (frame::varargs_offset * VMRegImpl::slots_per_word) - SharedRuntime::out_preserve_stack_slots();
a61af66fc99e Initial load
duke
parents:
diff changeset
1123
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1125 // V9 convention: All things "as-if" on double-wide stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1126 // Hoist any int/ptr/long's in the first 6 to int regs.
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 // Hoist any flt/dbl's in the first 16 dbl regs.
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 int j = 0; // Count of actual args, not HALVES
a61af66fc99e Initial load
duke
parents:
diff changeset
1129 for( int i=0; i<total_args_passed; i++, j++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 switch( sig_bt[i] ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1133 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
1134 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1136 regs[i].set1( int_stk_helper( j ) ); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1137 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 assert( sig_bt[i+1] == T_VOID, "expecting half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 case T_ADDRESS: // raw pointers, like current thread, for VM calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 case T_OBJECT:
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
1142 case T_METADATA:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 regs[i].set2( int_stk_helper( j ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1145 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 if ( j < 16 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 // V9ism: floats go in ODD registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 regs[i].set1(as_FloatRegister(1 + (j<<1))->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 // V9ism: floats go in ODD stack slot
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 regs[i].set1(VMRegImpl::stack2reg(1 + (j<<1)));
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1153 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1154 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 assert( sig_bt[i+1] == T_VOID, "expecting half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 if ( j < 16 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 // V9ism: doubles go in EVEN/ODD regs
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 regs[i].set2(as_FloatRegister(j<<1)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 // V9ism: doubles go in EVEN/ODD stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 regs[i].set2(VMRegImpl::stack2reg(j<<1));
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1164 case T_VOID: regs[i].set_bad(); j--; break; // Do not count HALVES
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1166 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1167 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 if (regs[i].first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 int off = regs[i].first()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1170 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 if (regs[i].second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 int off = regs[i].second()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1175 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1177
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 #else // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 // V8 convention: first 6 things in O-regs, rest on stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 // Alignment is willy-nilly.
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 for( int i=0; i<total_args_passed; i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 switch( sig_bt[i] ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 case T_ADDRESS: // raw pointers, like current thread, for VM calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1189 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 case T_OBJECT:
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
1191 case T_METADATA:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 regs[i].set1( int_stk_helper( i ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1195 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 assert( sig_bt[i+1] == T_VOID, "expecting half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 regs[i].set_pair( int_stk_helper( i+1 ), int_stk_helper( i ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
1199 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 case T_VOID: regs[i].set_bad(); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1202 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1203 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1204 if (regs[i].first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 int off = regs[i].first()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1208 if (regs[i].second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1209 int off = regs[i].second()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1210 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1211 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1214
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 return round_to(max_stack_slots + 1, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1216
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1218
a61af66fc99e Initial load
duke
parents:
diff changeset
1219
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 __ stf(FloatRegisterImpl::S, F0, SP, frame_slots*VMRegImpl::stack_slot_size - 4+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1226 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 __ stf(FloatRegisterImpl::D, F0, SP, frame_slots*VMRegImpl::stack_slot_size - 8+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1229 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1230 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1231
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1233 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 __ ldf(FloatRegisterImpl::S, SP, frame_slots*VMRegImpl::stack_slot_size - 4+STACK_BIAS, F0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 __ ldf(FloatRegisterImpl::D, SP, frame_slots*VMRegImpl::stack_slot_size - 8+STACK_BIAS, F0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1242
a61af66fc99e Initial load
duke
parents:
diff changeset
1243 // Check and forward and pending exception. Thread is stored in
a61af66fc99e Initial load
duke
parents:
diff changeset
1244 // L7_thread_cache and possibly NOT in G2_thread. Since this is a native call, there
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 // is no exception handler. We merely pop this frame off and throw the
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 // exception in the caller's frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
1247 static void check_forward_pending_exception(MacroAssembler *masm, Register Rex_oop) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 __ br_null(Rex_oop, false, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 __ delayed()->mov(L7_thread_cache, G2_thread); // restore in case we have exception
a61af66fc99e Initial load
duke
parents:
diff changeset
1251 // Since this is a native call, we *know* the proper exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 // without calling into the VM: it's the empty function. Just pop this
a61af66fc99e Initial load
duke
parents:
diff changeset
1253 // frame and then jump to forward_exception_entry; O7 will contain the
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 // native caller's return PC.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1255 AddressLiteral exception_entry(StubRoutines::forward_exception_entry());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1256 __ jump_to(exception_entry, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1257 __ delayed()->restore(); // Pop this frame off.
a61af66fc99e Initial load
duke
parents:
diff changeset
1258 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1259 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1260
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 // A simple move of integer like type
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 static void simple_move32(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 // stack to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1266 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1268 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1269 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1270 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1271 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1272 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1273 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1274 __ st(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1276 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1277 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1279
a61af66fc99e Initial load
duke
parents:
diff changeset
1280 // On 64 bit we will store integer like items to the stack as
a61af66fc99e Initial load
duke
parents:
diff changeset
1281 // 64 bits items (sparc abi) even though java would only store
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 // 32bits for a parameter. On 32bit it will simply be 32 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
1283 // So this routine will do 32->32 on 32bit and 32->64 on 64bit
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 static void move32_64(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1287 // stack to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1288 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 __ st_ptr(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1290 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1291 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1292 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1293 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1294 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1295 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 __ st_ptr(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1297 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1298 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1299 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1301
a61af66fc99e Initial load
duke
parents:
diff changeset
1302
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1303 static void move_ptr(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1304 if (src.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1305 if (dst.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1306 // stack to stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1307 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, L5);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1308 __ st_ptr(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1309 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1310 // stack to reg
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1311 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1312 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1313 } else if (dst.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1314 // reg to stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1315 __ st_ptr(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1316 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1317 __ mov(src.first()->as_Register(), dst.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1318 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1319 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1320
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1321
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1322 // An oop arg. Must pass a handle not the oop itself
a61af66fc99e Initial load
duke
parents:
diff changeset
1323 static void object_move(MacroAssembler* masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
1324 OopMap* map,
a61af66fc99e Initial load
duke
parents:
diff changeset
1325 int oop_handle_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1326 int framesize_in_slots,
a61af66fc99e Initial load
duke
parents:
diff changeset
1327 VMRegPair src,
a61af66fc99e Initial load
duke
parents:
diff changeset
1328 VMRegPair dst,
a61af66fc99e Initial load
duke
parents:
diff changeset
1329 bool is_receiver,
a61af66fc99e Initial load
duke
parents:
diff changeset
1330 int* receiver_offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1331
a61af66fc99e Initial load
duke
parents:
diff changeset
1332 // must pass a handle. First figure out the location we use as a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
1333
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 // Oop is already on the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1336 Register rHandle = dst.first()->is_stack() ? L5 : dst.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1337 __ add(FP, reg2offset(src.first()) + STACK_BIAS, rHandle);
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 __ ld_ptr(rHandle, 0, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1340 __ movr( Assembler::rc_z, L4, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1342 __ tst( L4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
1343 __ movcc( Assembler::zero, false, Assembler::icc, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1344 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1345 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1346 __ st_ptr(rHandle, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1347 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1348 int offset_in_older_frame = src.first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
a61af66fc99e Initial load
duke
parents:
diff changeset
1349 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1350 *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1351 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1352 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1354 // Oop is in an input register pass we must flush it to the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1355 const Register rOop = src.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1356 const Register rHandle = L5;
a61af66fc99e Initial load
duke
parents:
diff changeset
1357 int oop_slot = rOop->input_number() * VMRegImpl::slots_per_word + oop_handle_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1358 int offset = oop_slot*VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1359 Label skip;
a61af66fc99e Initial load
duke
parents:
diff changeset
1360 __ st_ptr(rOop, SP, offset + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1361 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1362 *receiver_offset = oop_slot * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1363 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1364 map->set_oop(VMRegImpl::stack2reg(oop_slot));
a61af66fc99e Initial load
duke
parents:
diff changeset
1365 __ add(SP, offset + STACK_BIAS, rHandle);
a61af66fc99e Initial load
duke
parents:
diff changeset
1366 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1367 __ movr( Assembler::rc_z, rOop, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1368 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1369 __ tst( rOop );
a61af66fc99e Initial load
duke
parents:
diff changeset
1370 __ movcc( Assembler::zero, false, Assembler::icc, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1371 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1372
a61af66fc99e Initial load
duke
parents:
diff changeset
1373 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1374 __ st_ptr(rHandle, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1375 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1376 __ mov(rHandle, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1377 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1378 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1379 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1380
a61af66fc99e Initial load
duke
parents:
diff changeset
1381 // A float arg may have to do float reg int reg conversion
a61af66fc99e Initial load
duke
parents:
diff changeset
1382 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1383 assert(!src.second()->is_valid() && !dst.second()->is_valid(), "bad float_move");
a61af66fc99e Initial load
duke
parents:
diff changeset
1384
a61af66fc99e Initial load
duke
parents:
diff changeset
1385 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1386 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1387 // stack to stack the easiest of the bunch
a61af66fc99e Initial load
duke
parents:
diff changeset
1388 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1389 __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1390 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1391 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1392 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1393 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1394 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1395 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1396 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1397 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1398 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1399 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1400 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1401 __ st(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1402 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1403 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1404 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1405 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1406 // reg to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1407 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1408 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1409 // gpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1410 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1411 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1412 // gpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1413 __ st(src.first()->as_Register(), FP, -4 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1414 __ ldf(FloatRegisterImpl::S, FP, -4 + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1415 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1416 } else if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1417 // fpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1418 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(), FP, -4 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1419 __ ld(FP, -4 + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1420 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1421 // fpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1422 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1423 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1424 __ fmov(FloatRegisterImpl::S, src.first()->as_FloatRegister(), dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1425 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1426 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1427 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1428 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1429
a61af66fc99e Initial load
duke
parents:
diff changeset
1430 static void split_long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1431 VMRegPair src_lo(src.first());
a61af66fc99e Initial load
duke
parents:
diff changeset
1432 VMRegPair src_hi(src.second());
a61af66fc99e Initial load
duke
parents:
diff changeset
1433 VMRegPair dst_lo(dst.first());
a61af66fc99e Initial load
duke
parents:
diff changeset
1434 VMRegPair dst_hi(dst.second());
a61af66fc99e Initial load
duke
parents:
diff changeset
1435 simple_move32(masm, src_lo, dst_lo);
a61af66fc99e Initial load
duke
parents:
diff changeset
1436 simple_move32(masm, src_hi, dst_hi);
a61af66fc99e Initial load
duke
parents:
diff changeset
1437 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1438
a61af66fc99e Initial load
duke
parents:
diff changeset
1439 // A long move
a61af66fc99e Initial load
duke
parents:
diff changeset
1440 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1441
a61af66fc99e Initial load
duke
parents:
diff changeset
1442 // Do the simple ones here else do two int moves
a61af66fc99e Initial load
duke
parents:
diff changeset
1443 if (src.is_single_phys_reg() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1444 if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1445 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1446 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1447 // split src into two separate registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1448 // Remember hi means hi address or lsw on sparc
a61af66fc99e Initial load
duke
parents:
diff changeset
1449 // Move msw to lsw
a61af66fc99e Initial load
duke
parents:
diff changeset
1450 if (dst.second()->is_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1451 // MSW -> MSW
a61af66fc99e Initial load
duke
parents:
diff changeset
1452 __ srax(src.first()->as_Register(), 32, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1453 // Now LSW -> LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
1454 // this will only move lo -> lo and ignore hi
a61af66fc99e Initial load
duke
parents:
diff changeset
1455 VMRegPair split(dst.second());
a61af66fc99e Initial load
duke
parents:
diff changeset
1456 simple_move32(masm, src, split);
a61af66fc99e Initial load
duke
parents:
diff changeset
1457 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1458 VMRegPair split(src.first(), L4->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1459 // MSW -> MSW (lo ie. first word)
a61af66fc99e Initial load
duke
parents:
diff changeset
1460 __ srax(src.first()->as_Register(), 32, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1461 split_long_move(masm, split, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1462 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1463 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1464 } else if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1465 if (src.is_adjacent_aligned_on_stack(2)) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1466 __ ldx(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1467 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1468 // dst is a single reg.
a61af66fc99e Initial load
duke
parents:
diff changeset
1469 // Remember lo is low address not msb for stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1470 // and lo is the "real" register for registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1471 // src is
a61af66fc99e Initial load
duke
parents:
diff changeset
1472
a61af66fc99e Initial load
duke
parents:
diff changeset
1473 VMRegPair split;
a61af66fc99e Initial load
duke
parents:
diff changeset
1474
a61af66fc99e Initial load
duke
parents:
diff changeset
1475 if (src.first()->is_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1476 // src.lo (msw) is a reg, src.hi is stk/reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1477 // we will move: src.hi (LSW) -> dst.lo, src.lo (MSW) -> src.lo [the MSW is in the LSW of the reg]
a61af66fc99e Initial load
duke
parents:
diff changeset
1478 split.set_pair(dst.first(), src.first());
a61af66fc99e Initial load
duke
parents:
diff changeset
1479 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1480 // msw is stack move to L5
a61af66fc99e Initial load
duke
parents:
diff changeset
1481 // lsw is stack move to dst.lo (real reg)
a61af66fc99e Initial load
duke
parents:
diff changeset
1482 // we will move: src.hi (LSW) -> dst.lo, src.lo (MSW) -> L5
a61af66fc99e Initial load
duke
parents:
diff changeset
1483 split.set_pair(dst.first(), L5->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1484 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1485
a61af66fc99e Initial load
duke
parents:
diff changeset
1486 // src.lo -> src.lo/L5, src.hi -> dst.lo (the real reg)
a61af66fc99e Initial load
duke
parents:
diff changeset
1487 // msw -> src.lo/L5, lsw -> dst.lo
a61af66fc99e Initial load
duke
parents:
diff changeset
1488 split_long_move(masm, src, split);
a61af66fc99e Initial load
duke
parents:
diff changeset
1489
a61af66fc99e Initial load
duke
parents:
diff changeset
1490 // So dst now has the low order correct position the
a61af66fc99e Initial load
duke
parents:
diff changeset
1491 // msw half
a61af66fc99e Initial load
duke
parents:
diff changeset
1492 __ sllx(split.first()->as_Register(), 32, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1493
a61af66fc99e Initial load
duke
parents:
diff changeset
1494 const Register d = dst.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1495 __ or3(L5, d, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1497 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1498 // For LP64 we can probably do better.
a61af66fc99e Initial load
duke
parents:
diff changeset
1499 split_long_move(masm, src, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1500 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1501 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1502
a61af66fc99e Initial load
duke
parents:
diff changeset
1503 // A double move
a61af66fc99e Initial load
duke
parents:
diff changeset
1504 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1505
a61af66fc99e Initial load
duke
parents:
diff changeset
1506 // The painful thing here is that like long_move a VMRegPair might be
a61af66fc99e Initial load
duke
parents:
diff changeset
1507 // 1: a single physical register
a61af66fc99e Initial load
duke
parents:
diff changeset
1508 // 2: two physical registers (v8)
a61af66fc99e Initial load
duke
parents:
diff changeset
1509 // 3: a physical reg [lo] and a stack slot [hi] (v8)
a61af66fc99e Initial load
duke
parents:
diff changeset
1510 // 4: two stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1511
a61af66fc99e Initial load
duke
parents:
diff changeset
1512 // Since src is always a java calling convention we know that the src pair
a61af66fc99e Initial load
duke
parents:
diff changeset
1513 // is always either all registers or all stack (and aligned?)
a61af66fc99e Initial load
duke
parents:
diff changeset
1514
a61af66fc99e Initial load
duke
parents:
diff changeset
1515 // in a register [lo] and a stack slot [hi]
a61af66fc99e Initial load
duke
parents:
diff changeset
1516 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1517 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1518 // stack to stack the easiest of the bunch
a61af66fc99e Initial load
duke
parents:
diff changeset
1519 // ought to be a way to do this where if alignment is ok we use ldd/std when possible
a61af66fc99e Initial load
duke
parents:
diff changeset
1520 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1521 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1522 __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1523 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1524 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1525 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1526 if (dst.second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1527 // stack -> reg, stack -> stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1528 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1529 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1530 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1531 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1532 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1533 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1534 // This was missing. (very rare case)
a61af66fc99e Initial load
duke
parents:
diff changeset
1535 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1536 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1537 // stack -> reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1538 // Eventually optimize for alignment QQQ
a61af66fc99e Initial load
duke
parents:
diff changeset
1539 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1540 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1541 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, dst.second()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1542 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1543 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1544 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.second()) + STACK_BIAS, dst.second()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1545 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1546 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1547 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1548 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1549 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1550 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1551 // Eventually optimize for alignment QQQ
a61af66fc99e Initial load
duke
parents:
diff changeset
1552 __ st(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1553 if (src.second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1554 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1555 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1556 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1557 __ st(src.second()->as_Register(), SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1558 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1559 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1560 // fpr to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1561 if (src.second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1562 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1563 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1564 // Is the stack aligned?
a61af66fc99e Initial load
duke
parents:
diff changeset
1565 if (reg2offset(dst.first()) & 0x7) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1566 // No do as pairs
a61af66fc99e Initial load
duke
parents:
diff changeset
1567 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1568 __ stf(FloatRegisterImpl::S, src.second()->as_FloatRegister(), SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1569 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1570 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1571 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1572 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1573 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1574 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1575 // reg to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1576 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1577 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1578 // gpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1579 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1580 __ mov(src.second()->as_Register(), dst.second()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1581 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1582 // gpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1583 // ought to be able to do a single store
a61af66fc99e Initial load
duke
parents:
diff changeset
1584 __ stx(src.first()->as_Register(), FP, -8 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1585 __ stx(src.second()->as_Register(), FP, -4 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1586 // ought to be able to do a single load
a61af66fc99e Initial load
duke
parents:
diff changeset
1587 __ ldf(FloatRegisterImpl::S, FP, -8 + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1588 __ ldf(FloatRegisterImpl::S, FP, -4 + STACK_BIAS, dst.second()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1589 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1590 } else if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1591 // fpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1592 // ought to be able to do a single store
a61af66fc99e Initial load
duke
parents:
diff changeset
1593 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(), FP, -8 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1594 // ought to be able to do a single load
a61af66fc99e Initial load
duke
parents:
diff changeset
1595 // REMEMBER first() is low address not LSB
a61af66fc99e Initial load
duke
parents:
diff changeset
1596 __ ld(FP, -8 + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1597 if (dst.second()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1598 __ ld(FP, -4 + STACK_BIAS, dst.second()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1599 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1600 __ ld(FP, -4 + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1601 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1602 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1603 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1604 // fpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1605 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1606 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1607 __ fmov(FloatRegisterImpl::D, src.first()->as_FloatRegister(), dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1608 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1609 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1610 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1611 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1612
a61af66fc99e Initial load
duke
parents:
diff changeset
1613 // Creates an inner frame if one hasn't already been created, and
a61af66fc99e Initial load
duke
parents:
diff changeset
1614 // saves a copy of the thread in L7_thread_cache
a61af66fc99e Initial load
duke
parents:
diff changeset
1615 static void create_inner_frame(MacroAssembler* masm, bool* already_created) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1616 if (!*already_created) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1617 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1618 // Save thread in L7 (INNER FRAME); it crosses a bunch of VM calls below
a61af66fc99e Initial load
duke
parents:
diff changeset
1619 // Don't use save_thread because it smashes G2 and we merely want to save a
a61af66fc99e Initial load
duke
parents:
diff changeset
1620 // copy
a61af66fc99e Initial load
duke
parents:
diff changeset
1621 __ mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1622 *already_created = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
1623 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1624 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1625
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1626
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1627 static void save_or_restore_arguments(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1628 const int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1629 const int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1630 const int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1631 OopMap* map,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1632 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1633 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1634 // if map is non-NULL then the code should store the values,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1635 // otherwise it should load them.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1636 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1637 // Fill in the map
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1638 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1639 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1640 if (in_regs[i].first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1641 int offset_in_older_frame = in_regs[i].first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1642 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + stack_slots));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1643 } else if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1644 map->set_oop(in_regs[i].first());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1645 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1646 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1647 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1648 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1649 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1650 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1651
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1652 // Save or restore double word values
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1653 int handle_index = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1654 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1655 int slot = handle_index + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1656 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1657 if (in_sig_bt[i] == T_LONG && in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1658 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1659 if (reg->is_global()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1660 handle_index += 2;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1661 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1662 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1663 __ stx(reg, SP, offset + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1664 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1665 __ ldx(SP, offset + STACK_BIAS, reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1666 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1667 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1668 } else if (in_sig_bt[i] == T_DOUBLE && in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1669 handle_index += 2;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1670 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1671 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1672 __ stf(FloatRegisterImpl::D, in_regs[i].first()->as_FloatRegister(), SP, offset + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1673 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1674 __ ldf(FloatRegisterImpl::D, SP, offset + STACK_BIAS, in_regs[i].first()->as_FloatRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1675 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1676 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1677 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1678 // Save floats
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1679 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1680 int slot = handle_index + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1681 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1682 if (in_sig_bt[i] == T_FLOAT && in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1683 handle_index++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1684 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1685 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1686 __ stf(FloatRegisterImpl::S, in_regs[i].first()->as_FloatRegister(), SP, offset + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1687 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1688 __ ldf(FloatRegisterImpl::S, SP, offset + STACK_BIAS, in_regs[i].first()->as_FloatRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1689 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1690 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1691 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1692
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1693 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1694
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1695
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1696 // Check GC_locker::needs_gc and enter the runtime if it's true. This
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1697 // keeps a new JNI critical region from starting until a GC has been
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1698 // forced. Save down any oops in registers and describe them in an
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1699 // OopMap.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1700 static void check_needs_gc_for_critical_native(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1701 const int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1702 const int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1703 const int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1704 OopMapSet* oop_maps,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1705 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1706 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1707 __ block_comment("check GC_locker::needs_gc");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1708 Label cont;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1709 AddressLiteral sync_state(GC_locker::needs_gc_address());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1710 __ load_bool_contents(sync_state, G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1711 __ cmp_zero_and_br(Assembler::equal, G3_scratch, cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1712 __ delayed()->nop();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1713
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1714 // Save down any values that are live in registers and call into the
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1715 // runtime to halt for a GC
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1716 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1717 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1718 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1719
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1720 __ mov(G2_thread, L7_thread_cache);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1721
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1722 __ set_last_Java_frame(SP, noreg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1723
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1724 __ block_comment("block_for_jni_critical");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1725 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::block_for_jni_critical), relocInfo::runtime_call_type);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1726 __ delayed()->mov(L7_thread_cache, O0);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1727 oop_maps->add_gc_map( __ offset(), map);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1728
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1729 __ restore_thread(L7_thread_cache); // restore G2_thread
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1730 __ reset_last_Java_frame();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1731
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1732 // Reload all the register arguments
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1733 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1734 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1735
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1736 __ bind(cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1737 #ifdef ASSERT
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1738 if (StressCriticalJNINatives) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1739 // Stress register saving
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1740 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1741 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1742 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1743 // Destroy argument registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1744 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1745 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1746 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1747 if (reg->is_global()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1748 __ mov(G0, reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1749 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1750 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1751 __ fneg(FloatRegisterImpl::D, in_regs[i].first()->as_FloatRegister(), in_regs[i].first()->as_FloatRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1752 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1753 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1754
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1755 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1756 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1757 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1758 #endif
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1759 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1760
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1761 // Unpack an array argument into a pointer to the body and the length
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1762 // if the array is non-null, otherwise pass 0 for both.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1763 static void unpack_array_argument(MacroAssembler* masm, VMRegPair reg, BasicType in_elem_type, VMRegPair body_arg, VMRegPair length_arg) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1764 // Pass the length, ptr pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1765 Label is_null, done;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1766 if (reg.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1767 VMRegPair tmp = reg64_to_VMRegPair(L2);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1768 // Load the arg up from the stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1769 move_ptr(masm, reg, tmp);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1770 reg = tmp;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1771 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1772 __ cmp(reg.first()->as_Register(), G0);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1773 __ brx(Assembler::equal, false, Assembler::pt, is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1774 __ delayed()->add(reg.first()->as_Register(), arrayOopDesc::base_offset_in_bytes(in_elem_type), L4);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1775 move_ptr(masm, reg64_to_VMRegPair(L4), body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1776 __ ld(reg.first()->as_Register(), arrayOopDesc::length_offset_in_bytes(), L4);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1777 move32_64(masm, reg64_to_VMRegPair(L4), length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1778 __ ba_short(done);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1779 __ bind(is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1780 // Pass zeros
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1781 move_ptr(masm, reg64_to_VMRegPair(G0), body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1782 move32_64(masm, reg64_to_VMRegPair(G0), length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1783 __ bind(done);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1784 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1785
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1786 static void verify_oop_args(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1787 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1788 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1789 const VMRegPair* regs) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1790 Register temp_reg = G5_method; // not part of any compiled calling seq
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1791 if (VerifyOops) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1792 for (int i = 0; i < method->size_of_parameters(); i++) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1793 if (sig_bt[i] == T_OBJECT ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1794 sig_bt[i] == T_ARRAY) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1795 VMReg r = regs[i].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1796 assert(r->is_valid(), "bad oop arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1797 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1798 RegisterOrConstant ld_off = reg2offset(r) + STACK_BIAS;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1799 ld_off = __ ensure_simm13_or_reg(ld_off, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1800 __ ld_ptr(SP, ld_off, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1801 __ verify_oop(temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1802 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1803 __ verify_oop(r->as_Register());
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1804 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1805 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1806 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1807 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1808 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1809
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1810 static void gen_special_dispatch(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1811 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1812 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1813 const VMRegPair* regs) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1814 verify_oop_args(masm, method, sig_bt, regs);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1815 vmIntrinsics::ID iid = method->intrinsic_id();
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1816
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1817 // Now write the args into the outgoing interpreter space
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1818 bool has_receiver = false;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1819 Register receiver_reg = noreg;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1820 int member_arg_pos = -1;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1821 Register member_reg = noreg;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1822 int ref_kind = MethodHandles::signature_polymorphic_intrinsic_ref_kind(iid);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1823 if (ref_kind != 0) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1824 member_arg_pos = method->size_of_parameters() - 1; // trailing MemberName argument
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1825 member_reg = G5_method; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1826 has_receiver = MethodHandles::ref_kind_has_receiver(ref_kind);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1827 } else if (iid == vmIntrinsics::_invokeBasic) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1828 has_receiver = true;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1829 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1830 fatal(err_msg_res("unexpected intrinsic id %d", iid));
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1831 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1832
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1833 if (member_reg != noreg) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1834 // Load the member_arg into register, if necessary.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1835 SharedRuntime::check_member_name_argument_is_last_argument(method, sig_bt, regs);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1836 VMReg r = regs[member_arg_pos].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1837 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1838 RegisterOrConstant ld_off = reg2offset(r) + STACK_BIAS;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1839 ld_off = __ ensure_simm13_or_reg(ld_off, member_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1840 __ ld_ptr(SP, ld_off, member_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1841 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1842 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1843 member_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1844 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1845 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1846
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1847 if (has_receiver) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1848 // Make sure the receiver is loaded into a register.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1849 assert(method->size_of_parameters() > 0, "oob");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1850 assert(sig_bt[0] == T_OBJECT, "receiver argument must be an object");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1851 VMReg r = regs[0].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1852 assert(r->is_valid(), "bad receiver arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1853 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1854 // Porting note: This assumes that compiled calling conventions always
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1855 // pass the receiver oop in a register. If this is not true on some
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1856 // platform, pick a temp and load the receiver from stack.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1857 fatal("receiver always in a register");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1858 receiver_reg = G3_scratch; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1859 RegisterOrConstant ld_off = reg2offset(r) + STACK_BIAS;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1860 ld_off = __ ensure_simm13_or_reg(ld_off, member_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1861 __ ld_ptr(SP, ld_off, receiver_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1862 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1863 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1864 receiver_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1865 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1866 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1867
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1868 // Figure out which address we are really jumping to:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1869 MethodHandles::generate_method_handle_dispatch(masm, iid,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1870 receiver_reg, member_reg, /*for_compiler_entry:*/ true);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1871 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1872
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1873 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 // Generate a native wrapper for a given method. The method takes arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 // in the Java compiled code convention, marshals them to the native
a61af66fc99e Initial load
duke
parents:
diff changeset
1876 // convention (handlizes oops, etc), transitions to native, makes the call,
a61af66fc99e Initial load
duke
parents:
diff changeset
1877 // returns to java state (possibly blocking), unhandlizes any result and
a61af66fc99e Initial load
duke
parents:
diff changeset
1878 // returns.
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1879 //
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1880 // Critical native functions are a shorthand for the use of
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1881 // GetPrimtiveArrayCritical and disallow the use of any other JNI
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1882 // functions. The wrapper is expected to unpack the arguments before
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1883 // passing them to the callee and perform checks before and after the
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1884 // native call to ensure that they GC_locker
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1885 // lock_critical/unlock_critical semantics are followed. Some other
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1886 // parts of JNI setup are skipped like the tear down of the JNI handle
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1887 // block and the check for pending exceptions it's impossible for them
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1888 // to be thrown.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1889 //
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1890 // They are roughly structured like this:
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1891 // if (GC_locker::needs_gc())
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1892 // SharedRuntime::block_for_jni_critical();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1893 // tranistion to thread_in_native
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1894 // unpack arrray arguments and call native entry point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1895 // check for safepoint in progress
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1896 // check if any thread suspend flags are set
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1897 // call into JVM and possible unlock the JNI critical
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1898 // if a GC was suppressed while in the critical native.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1899 // transition back to thread_in_Java
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1900 // return to caller
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1901 //
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1902 nmethod* SharedRuntime::generate_native_wrapper(MacroAssembler* masm,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1903 methodHandle method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2177
diff changeset
1904 int compile_id,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1905 BasicType* in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1906 VMRegPair* in_regs,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1907 BasicType ret_type) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1908 if (method->is_method_handle_intrinsic()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1909 vmIntrinsics::ID iid = method->intrinsic_id();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1910 intptr_t start = (intptr_t)__ pc();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1911 int vep_offset = ((intptr_t)__ pc()) - start;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1912 gen_special_dispatch(masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1913 method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1914 in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1915 in_regs);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1916 int frame_complete = ((intptr_t)__ pc()) - start; // not complete, period
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1917 __ flush();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1918 int stack_slots = SharedRuntime::out_preserve_stack_slots(); // no out slots at all, actually
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1919 return nmethod::new_native_nmethod(method,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1920 compile_id,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1921 masm->code(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1922 vep_offset,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1923 frame_complete,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1924 stack_slots / VMRegImpl::slots_per_word,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1925 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1926 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1927 (OopMapSet*)NULL);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1928 }
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1929 bool is_critical_native = true;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1930 address native_func = method->critical_native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1931 if (native_func == NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1932 native_func = method->native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1933 is_critical_native = false;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1934 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1935 assert(native_func != NULL, "must have function");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1936
a61af66fc99e Initial load
duke
parents:
diff changeset
1937 // Native nmethod wrappers never take possesion of the oop arguments.
a61af66fc99e Initial load
duke
parents:
diff changeset
1938 // So the caller will gc the arguments. The only thing we need an
a61af66fc99e Initial load
duke
parents:
diff changeset
1939 // oopMap for is if the call is static
a61af66fc99e Initial load
duke
parents:
diff changeset
1940 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1941 // An OopMap for lock (and class if static), and one for the VM call itself
a61af66fc99e Initial load
duke
parents:
diff changeset
1942 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
1943 intptr_t start = (intptr_t)__ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1944
a61af66fc99e Initial load
duke
parents:
diff changeset
1945 // First thing make an ic check to see if we should even be here
a61af66fc99e Initial load
duke
parents:
diff changeset
1946 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1947 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
1948 const Register temp_reg = G3_scratch;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1949 AddressLiteral ic_miss(SharedRuntime::get_ic_miss_stub());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1950 __ verify_oop(O0);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1951 __ load_klass(O0, temp_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
1952 __ cmp_and_brx_short(temp_reg, G5_inline_cache_reg, Assembler::equal, Assembler::pt, L);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1953
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1954 __ jump_to(ic_miss, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1955 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1956 __ align(CodeEntryAlignment);
a61af66fc99e Initial load
duke
parents:
diff changeset
1957 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1958 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1959
a61af66fc99e Initial load
duke
parents:
diff changeset
1960 int vep_offset = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
1961
a61af66fc99e Initial load
duke
parents:
diff changeset
1962 #ifdef COMPILER1
a61af66fc99e Initial load
duke
parents:
diff changeset
1963 if (InlineObjectHash && method->intrinsic_id() == vmIntrinsics::_hashCode) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1964 // Object.hashCode can pull the hashCode from the header word
a61af66fc99e Initial load
duke
parents:
diff changeset
1965 // instead of doing a full VM transition once it's been computed.
a61af66fc99e Initial load
duke
parents:
diff changeset
1966 // Since hashCode is usually polymorphic at call sites we can't do
a61af66fc99e Initial load
duke
parents:
diff changeset
1967 // this optimization at the call site without a lot of work.
a61af66fc99e Initial load
duke
parents:
diff changeset
1968 Label slowCase;
a61af66fc99e Initial load
duke
parents:
diff changeset
1969 Register receiver = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1970 Register result = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1971 Register header = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
1972 Register hash = G3_scratch; // overwrite header value with hash value
a61af66fc99e Initial load
duke
parents:
diff changeset
1973 Register mask = G1; // to get hash field from header
a61af66fc99e Initial load
duke
parents:
diff changeset
1974
a61af66fc99e Initial load
duke
parents:
diff changeset
1975 // Read the header and build a mask to get its hash field. Give up if the object is not unlocked.
a61af66fc99e Initial load
duke
parents:
diff changeset
1976 // We depend on hash_mask being at most 32 bits and avoid the use of
a61af66fc99e Initial load
duke
parents:
diff changeset
1977 // hash_mask_in_place because it could be larger than 32 bits in a 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
1978 // vm: see markOop.hpp.
a61af66fc99e Initial load
duke
parents:
diff changeset
1979 __ ld_ptr(receiver, oopDesc::mark_offset_in_bytes(), header);
a61af66fc99e Initial load
duke
parents:
diff changeset
1980 __ sethi(markOopDesc::hash_mask, mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
1981 __ btst(markOopDesc::unlocked_value, header);
a61af66fc99e Initial load
duke
parents:
diff changeset
1982 __ br(Assembler::zero, false, Assembler::pn, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
1983 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1984 // Check if biased and fall through to runtime if so
a61af66fc99e Initial load
duke
parents:
diff changeset
1985 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1986 __ btst(markOopDesc::biased_lock_bit_in_place, header);
a61af66fc99e Initial load
duke
parents:
diff changeset
1987 __ br(Assembler::notZero, false, Assembler::pn, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
1988 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1989 __ delayed()->or3(mask, markOopDesc::hash_mask & 0x3ff, mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
1990
a61af66fc99e Initial load
duke
parents:
diff changeset
1991 // Check for a valid (non-zero) hash code and get its value.
a61af66fc99e Initial load
duke
parents:
diff changeset
1992 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1993 __ srlx(header, markOopDesc::hash_shift, hash);
a61af66fc99e Initial load
duke
parents:
diff changeset
1994 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1995 __ srl(header, markOopDesc::hash_shift, hash);
a61af66fc99e Initial load
duke
parents:
diff changeset
1996 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1997 __ andcc(hash, mask, hash);
a61af66fc99e Initial load
duke
parents:
diff changeset
1998 __ br(Assembler::equal, false, Assembler::pn, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
1999 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2000
a61af66fc99e Initial load
duke
parents:
diff changeset
2001 // leaf return.
a61af66fc99e Initial load
duke
parents:
diff changeset
2002 __ retl();
a61af66fc99e Initial load
duke
parents:
diff changeset
2003 __ delayed()->mov(hash, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
2004 __ bind(slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
2005 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2006 #endif // COMPILER1
a61af66fc99e Initial load
duke
parents:
diff changeset
2007
a61af66fc99e Initial load
duke
parents:
diff changeset
2008
a61af66fc99e Initial load
duke
parents:
diff changeset
2009 // We have received a description of where all the java arg are located
a61af66fc99e Initial load
duke
parents:
diff changeset
2010 // on entry to the wrapper. We need to convert these args to where
a61af66fc99e Initial load
duke
parents:
diff changeset
2011 // the jni function will expect them. To figure out where they go
a61af66fc99e Initial load
duke
parents:
diff changeset
2012 // we convert the java signature to a C signature by inserting
a61af66fc99e Initial load
duke
parents:
diff changeset
2013 // the hidden arguments as arg[0] and possibly arg[1] (static method)
a61af66fc99e Initial load
duke
parents:
diff changeset
2014
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
2015 const int total_in_args = method->size_of_parameters();
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2016 int total_c_args = total_in_args;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2017 int total_save_slots = 6 * VMRegImpl::slots_per_word;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2018 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2019 total_c_args += 1;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2020 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2021 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2022 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2023 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2024 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2025 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2026 // These have to be saved and restored across the safepoint
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2027 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2028 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2029 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2030 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2031
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2033 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2034 BasicType* in_elem_bt = NULL;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2035
a61af66fc99e Initial load
duke
parents:
diff changeset
2036 int argc = 0;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2037 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2038 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2039 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2040 out_sig_bt[argc++] = T_OBJECT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2041 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2042
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2043 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2044 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2045 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2046 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2047 Thread* THREAD = Thread::current();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2048 in_elem_bt = NEW_RESOURCE_ARRAY(BasicType, total_in_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2049 SignatureStream ss(method->signature());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2050 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2051 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2052 // Arrays are passed as int, elem* pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2053 out_sig_bt[argc++] = T_INT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2054 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2055 Symbol* atype = ss.as_symbol(CHECK_NULL);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2056 const char* at = atype->as_C_string();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2057 if (strlen(at) == 2) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2058 assert(at[0] == '[', "must be");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2059 switch (at[1]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2060 case 'B': in_elem_bt[i] = T_BYTE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2061 case 'C': in_elem_bt[i] = T_CHAR; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2062 case 'D': in_elem_bt[i] = T_DOUBLE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2063 case 'F': in_elem_bt[i] = T_FLOAT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2064 case 'I': in_elem_bt[i] = T_INT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2065 case 'J': in_elem_bt[i] = T_LONG; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2066 case 'S': in_elem_bt[i] = T_SHORT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2067 case 'Z': in_elem_bt[i] = T_BOOLEAN; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2068 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2069 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2070 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2071 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2072 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2073 in_elem_bt[i] = T_VOID;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2074 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2075 if (in_sig_bt[i] != T_VOID) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2076 assert(in_sig_bt[i] == ss.type(), "must match");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2077 ss.next();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2078 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2079 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2080 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2081
a61af66fc99e Initial load
duke
parents:
diff changeset
2082 // Now figure out where the args must be stored and how much stack space
a61af66fc99e Initial load
duke
parents:
diff changeset
2083 // they require (neglecting out_preserve_stack_slots but space for storing
a61af66fc99e Initial load
duke
parents:
diff changeset
2084 // the 1st six register arguments). It's weird see int_stk_helper.
a61af66fc99e Initial load
duke
parents:
diff changeset
2085 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2086 int out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2087 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, total_c_args);
a61af66fc99e Initial load
duke
parents:
diff changeset
2088
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2089 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2090 // Critical natives may have to call out so they need a save area
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2091 // for register arguments.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2092 int double_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2093 int single_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2094 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2095 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2096 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2097 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2098 case T_ARRAY:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2099 case T_BOOLEAN:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2100 case T_BYTE:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2101 case T_SHORT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2102 case T_CHAR:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2103 case T_INT: assert(reg->is_in(), "don't need to save these"); break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2104 case T_LONG: if (reg->is_global()) double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2105 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2106 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2107 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2108 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2109 case T_FLOAT: single_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2110 case T_DOUBLE: double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2111 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2112 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2113 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2114 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2115 total_save_slots = double_slots * 2 + single_slots;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2116 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2117
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2118 // Compute framesize for the wrapper. We need to handlize all oops in
a61af66fc99e Initial load
duke
parents:
diff changeset
2119 // registers. We must create space for them here that is disjoint from
a61af66fc99e Initial load
duke
parents:
diff changeset
2120 // the windowed save area because we have no control over when we might
a61af66fc99e Initial load
duke
parents:
diff changeset
2121 // flush the window again and overwrite values that gc has since modified.
a61af66fc99e Initial load
duke
parents:
diff changeset
2122 // (The live window race)
a61af66fc99e Initial load
duke
parents:
diff changeset
2123 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2124 // We always just allocate 6 word for storing down these object. This allow
a61af66fc99e Initial load
duke
parents:
diff changeset
2125 // us to simply record the base and use the Ireg number to decide which
a61af66fc99e Initial load
duke
parents:
diff changeset
2126 // slot to use. (Note that the reg number is the inbound number not the
a61af66fc99e Initial load
duke
parents:
diff changeset
2127 // outbound number).
a61af66fc99e Initial load
duke
parents:
diff changeset
2128 // We must shuffle args to match the native convention, and include var-args space.
a61af66fc99e Initial load
duke
parents:
diff changeset
2129
a61af66fc99e Initial load
duke
parents:
diff changeset
2130 // Calculate the total number of stack slots we will need.
a61af66fc99e Initial load
duke
parents:
diff changeset
2131
a61af66fc99e Initial load
duke
parents:
diff changeset
2132 // First count the abi requirement plus all of the outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
2133 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2134
a61af66fc99e Initial load
duke
parents:
diff changeset
2135 // Now the space for the inbound oop handle area
a61af66fc99e Initial load
duke
parents:
diff changeset
2136
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2137 int oop_handle_offset = round_to(stack_slots, 2);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2138 stack_slots += total_save_slots;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2139
a61af66fc99e Initial load
duke
parents:
diff changeset
2140 // Now any space we need for handlizing a klass if static method
a61af66fc99e Initial load
duke
parents:
diff changeset
2141
a61af66fc99e Initial load
duke
parents:
diff changeset
2142 int klass_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2143 int klass_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2144 int lock_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2145 bool is_static = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2146
a61af66fc99e Initial load
duke
parents:
diff changeset
2147 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2148 klass_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2149 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
2150 klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
2151 is_static = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2152 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2153
a61af66fc99e Initial load
duke
parents:
diff changeset
2154 // Plus a lock if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
2155
a61af66fc99e Initial load
duke
parents:
diff changeset
2156 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2157 lock_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2158 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
2159 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2160
a61af66fc99e Initial load
duke
parents:
diff changeset
2161 // Now a place to save return value or as a temporary for any gpr -> fpr moves
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 stack_slots += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
2163
a61af66fc99e Initial load
duke
parents:
diff changeset
2164 // Ok The space we have allocated will look like:
a61af66fc99e Initial load
duke
parents:
diff changeset
2165 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2166 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2167 // FP-> | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2168 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2169 // | 2 slots for moves |
a61af66fc99e Initial load
duke
parents:
diff changeset
2170 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2171 // | lock box (if sync) |
a61af66fc99e Initial load
duke
parents:
diff changeset
2172 // |---------------------| <- lock_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2173 // | klass (if static) |
a61af66fc99e Initial load
duke
parents:
diff changeset
2174 // |---------------------| <- klass_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2175 // | oopHandle area |
a61af66fc99e Initial load
duke
parents:
diff changeset
2176 // |---------------------| <- oop_handle_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2177 // | outbound memory |
a61af66fc99e Initial load
duke
parents:
diff changeset
2178 // | based arguments |
a61af66fc99e Initial load
duke
parents:
diff changeset
2179 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2180 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2181 // | vararg area |
a61af66fc99e Initial load
duke
parents:
diff changeset
2182 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2183 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2184 // SP-> | out_preserved_slots |
a61af66fc99e Initial load
duke
parents:
diff changeset
2185 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2186 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2187
a61af66fc99e Initial load
duke
parents:
diff changeset
2188
a61af66fc99e Initial load
duke
parents:
diff changeset
2189 // Now compute actual number of stack words we need rounding to make
a61af66fc99e Initial load
duke
parents:
diff changeset
2190 // stack properly aligned.
a61af66fc99e Initial load
duke
parents:
diff changeset
2191 stack_slots = round_to(stack_slots, 2 * VMRegImpl::slots_per_word);
a61af66fc99e Initial load
duke
parents:
diff changeset
2192
a61af66fc99e Initial load
duke
parents:
diff changeset
2193 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
2194
a61af66fc99e Initial load
duke
parents:
diff changeset
2195 // Generate stack overflow check before creating frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2196 __ generate_stack_overflow_check(stack_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
2197
a61af66fc99e Initial load
duke
parents:
diff changeset
2198 // Generate a new frame for the wrapper.
a61af66fc99e Initial load
duke
parents:
diff changeset
2199 __ save(SP, -stack_size, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
2200
a61af66fc99e Initial load
duke
parents:
diff changeset
2201 int frame_complete = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
2202
a61af66fc99e Initial load
duke
parents:
diff changeset
2203 __ verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
2204
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2205 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2206 check_needs_gc_for_critical_native(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2207 oop_handle_offset, oop_maps, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2208 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2209
a61af66fc99e Initial load
duke
parents:
diff changeset
2210 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2211 // We immediately shuffle the arguments so that any vm call we have to
a61af66fc99e Initial load
duke
parents:
diff changeset
2212 // make from here on out (sync slow path, jvmti, etc.) we will have
a61af66fc99e Initial load
duke
parents:
diff changeset
2213 // captured the oops from our caller and have a valid oopMap for
a61af66fc99e Initial load
duke
parents:
diff changeset
2214 // them.
a61af66fc99e Initial load
duke
parents:
diff changeset
2215
a61af66fc99e Initial load
duke
parents:
diff changeset
2216 // -----------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2217 // The Grand Shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
2218 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2219 // Natives require 1 or 2 extra arguments over the normal ones: the JNIEnv*
a61af66fc99e Initial load
duke
parents:
diff changeset
2220 // (derived from JavaThread* which is in L7_thread_cache) and, if static,
a61af66fc99e Initial load
duke
parents:
diff changeset
2221 // the class mirror instead of a receiver. This pretty much guarantees that
a61af66fc99e Initial load
duke
parents:
diff changeset
2222 // register layout will not match. We ignore these extra arguments during
a61af66fc99e Initial load
duke
parents:
diff changeset
2223 // the shuffle. The shuffle is described by the two calling convention
a61af66fc99e Initial load
duke
parents:
diff changeset
2224 // vectors we have in our possession. We simply walk the java vector to
a61af66fc99e Initial load
duke
parents:
diff changeset
2225 // get the source locations and the c vector to get the destinations.
a61af66fc99e Initial load
duke
parents:
diff changeset
2226 // Because we have a new window and the argument registers are completely
a61af66fc99e Initial load
duke
parents:
diff changeset
2227 // disjoint ( I0 -> O1, I1 -> O2, ...) we have nothing to worry about
a61af66fc99e Initial load
duke
parents:
diff changeset
2228 // here.
a61af66fc99e Initial load
duke
parents:
diff changeset
2229
a61af66fc99e Initial load
duke
parents:
diff changeset
2230 // This is a trick. We double the stack slots so we can claim
a61af66fc99e Initial load
duke
parents:
diff changeset
2231 // the oops in the caller's frame. Since we are sure to have
a61af66fc99e Initial load
duke
parents:
diff changeset
2232 // more args than the caller doubling is enough to make
a61af66fc99e Initial load
duke
parents:
diff changeset
2233 // sure we can capture all the incoming oop args from the
a61af66fc99e Initial load
duke
parents:
diff changeset
2234 // caller.
a61af66fc99e Initial load
duke
parents:
diff changeset
2235 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2236 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
a61af66fc99e Initial load
duke
parents:
diff changeset
2237 // Record sp-based slot for receiver on stack for non-static methods
a61af66fc99e Initial load
duke
parents:
diff changeset
2238 int receiver_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2239
a61af66fc99e Initial load
duke
parents:
diff changeset
2240 // We move the arguments backward because the floating point registers
a61af66fc99e Initial load
duke
parents:
diff changeset
2241 // destination will always be to a register with a greater or equal register
a61af66fc99e Initial load
duke
parents:
diff changeset
2242 // number or the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
2243
a61af66fc99e Initial load
duke
parents:
diff changeset
2244 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2245 bool reg_destroyed[RegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
2246 bool freg_destroyed[FloatRegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
2247 for ( int r = 0 ; r < RegisterImpl::number_of_registers ; r++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2248 reg_destroyed[r] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2249 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2250 for ( int f = 0 ; f < FloatRegisterImpl::number_of_registers ; f++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2251 freg_destroyed[f] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2252 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2253
a61af66fc99e Initial load
duke
parents:
diff changeset
2254 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2255
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2256 for ( int i = total_in_args - 1, c_arg = total_c_args - 1; i >= 0 ; i--, c_arg-- ) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2257
a61af66fc99e Initial load
duke
parents:
diff changeset
2258 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 if (in_regs[i].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2260 assert(!reg_destroyed[in_regs[i].first()->as_Register()->encoding()], "ack!");
a61af66fc99e Initial load
duke
parents:
diff changeset
2261 } else if (in_regs[i].first()->is_FloatRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2262 assert(!freg_destroyed[in_regs[i].first()->as_FloatRegister()->encoding(FloatRegisterImpl::S)], "ack!");
a61af66fc99e Initial load
duke
parents:
diff changeset
2263 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2264 if (out_regs[c_arg].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2265 reg_destroyed[out_regs[c_arg].first()->as_Register()->encoding()] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2266 } else if (out_regs[c_arg].first()->is_FloatRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2267 freg_destroyed[out_regs[c_arg].first()->as_FloatRegister()->encoding(FloatRegisterImpl::S)] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2268 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2269 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2270
a61af66fc99e Initial load
duke
parents:
diff changeset
2271 switch (in_sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2272 case T_ARRAY:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2273 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2274 unpack_array_argument(masm, in_regs[i], in_elem_bt[i], out_regs[c_arg], out_regs[c_arg - 1]);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2275 c_arg--;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2276 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2277 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2278 case T_OBJECT:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2279 assert(!is_critical_native, "no oop arguments");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2280 object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
a61af66fc99e Initial load
duke
parents:
diff changeset
2281 ((i == 0) && (!is_static)),
a61af66fc99e Initial load
duke
parents:
diff changeset
2282 &receiver_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
2283 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2284 case T_VOID:
a61af66fc99e Initial load
duke
parents:
diff changeset
2285 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2286
a61af66fc99e Initial load
duke
parents:
diff changeset
2287 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
2288 float_move(masm, in_regs[i], out_regs[c_arg]);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2289 break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2290
a61af66fc99e Initial load
duke
parents:
diff changeset
2291 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
2292 assert( i + 1 < total_in_args &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2293 in_sig_bt[i + 1] == T_VOID &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2294 out_sig_bt[c_arg+1] == T_VOID, "bad arg list");
a61af66fc99e Initial load
duke
parents:
diff changeset
2295 double_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2296 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2297
a61af66fc99e Initial load
duke
parents:
diff changeset
2298 case T_LONG :
a61af66fc99e Initial load
duke
parents:
diff changeset
2299 long_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2300 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2301
a61af66fc99e Initial load
duke
parents:
diff changeset
2302 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
a61af66fc99e Initial load
duke
parents:
diff changeset
2303
a61af66fc99e Initial load
duke
parents:
diff changeset
2304 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 move32_64(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2306 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2307 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2308
a61af66fc99e Initial load
duke
parents:
diff changeset
2309 // Pre-load a static method's oop into O1. Used both by locking code and
a61af66fc99e Initial load
duke
parents:
diff changeset
2310 // the normal JNI call code.
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2311 if (method->is_static() && !is_critical_native) {
6940
18fb7da42534 8000725: NPG: method_holder() and pool_holder() and pool_holder field should be InstanceKlass
coleenp
parents: 6792
diff changeset
2312 __ set_oop_constant(JNIHandles::make_local(method->method_holder()->java_mirror()), O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2313
a61af66fc99e Initial load
duke
parents:
diff changeset
2314 // Now handlize the static class mirror in O1. It's known not-null.
a61af66fc99e Initial load
duke
parents:
diff changeset
2315 __ st_ptr(O1, SP, klass_offset + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
2316 map->set_oop(VMRegImpl::stack2reg(klass_slot_offset));
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 __ add(SP, klass_offset + STACK_BIAS, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2318 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2319
a61af66fc99e Initial load
duke
parents:
diff changeset
2320
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 const Register L6_handle = L6;
a61af66fc99e Initial load
duke
parents:
diff changeset
2322
a61af66fc99e Initial load
duke
parents:
diff changeset
2323 if (method->is_synchronized()) {
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2324 assert(!is_critical_native, "unhandled");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2325 __ mov(O1, L6_handle);
a61af66fc99e Initial load
duke
parents:
diff changeset
2326 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2327
a61af66fc99e Initial load
duke
parents:
diff changeset
2328 // We have all of the arguments setup at this point. We MUST NOT touch any Oregs
a61af66fc99e Initial load
duke
parents:
diff changeset
2329 // except O6/O7. So if we must call out we must push a new frame. We immediately
a61af66fc99e Initial load
duke
parents:
diff changeset
2330 // push a new frame and flush the windows.
a61af66fc99e Initial load
duke
parents:
diff changeset
2331 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2332 intptr_t thepc = (intptr_t) __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2333 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2334 address here = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2335 // Call the next instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
2336 __ call(here + 8, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2337 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2338 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2339 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2340 intptr_t thepc = __ load_pc_address(O7, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2341 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
2342
a61af66fc99e Initial load
duke
parents:
diff changeset
2343 // We use the same pc/oopMap repeatedly when we call out
a61af66fc99e Initial load
duke
parents:
diff changeset
2344 oop_maps->add_gc_map(thepc - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
2345
a61af66fc99e Initial load
duke
parents:
diff changeset
2346 // O7 now has the pc loaded that we will use when we finally call to native.
a61af66fc99e Initial load
duke
parents:
diff changeset
2347
a61af66fc99e Initial load
duke
parents:
diff changeset
2348 // Save thread in L7; it crosses a bunch of VM calls below
a61af66fc99e Initial load
duke
parents:
diff changeset
2349 // Don't use save_thread because it smashes G2 and we merely
a61af66fc99e Initial load
duke
parents:
diff changeset
2350 // want to save a copy
a61af66fc99e Initial load
duke
parents:
diff changeset
2351 __ mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
2352
a61af66fc99e Initial load
duke
parents:
diff changeset
2353
a61af66fc99e Initial load
duke
parents:
diff changeset
2354 // If we create an inner frame once is plenty
a61af66fc99e Initial load
duke
parents:
diff changeset
2355 // when we create it we must also save G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2356 bool inner_frame_created = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2357
a61af66fc99e Initial load
duke
parents:
diff changeset
2358 // dtrace method entry support
a61af66fc99e Initial load
duke
parents:
diff changeset
2359 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2360 SkipIfEqual skip_if(
a61af66fc99e Initial load
duke
parents:
diff changeset
2361 masm, G3_scratch, &DTraceMethodProbes, Assembler::zero);
a61af66fc99e Initial load
duke
parents:
diff changeset
2362 // create inner frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2363 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2364 __ mov(G2_thread, L7_thread_cache);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2365 __ set_metadata_constant(method(), O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2366 __ call_VM_leaf(L7_thread_cache,
a61af66fc99e Initial load
duke
parents:
diff changeset
2367 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
a61af66fc99e Initial load
duke
parents:
diff changeset
2368 G2_thread, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2369 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2370 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2371
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2372 // RedefineClasses() tracing support for obsolete method entry
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2373 if (RC_TRACE_IN_RANGE(0x00001000, 0x00002000)) {
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2374 // create inner frame
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2375 __ save_frame(0);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2376 __ mov(G2_thread, L7_thread_cache);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2377 __ set_metadata_constant(method(), O1);
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2378 __ call_VM_leaf(L7_thread_cache,
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2379 CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2380 G2_thread, O1);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2381 __ restore();
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2382 }
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2383
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2384 // We are in the jni frame unless saved_frame is true in which case
a61af66fc99e Initial load
duke
parents:
diff changeset
2385 // we are in one frame deeper (the "inner" frame). If we are in the
a61af66fc99e Initial load
duke
parents:
diff changeset
2386 // "inner" frames the args are in the Iregs and if the jni frame then
a61af66fc99e Initial load
duke
parents:
diff changeset
2387 // they are in the Oregs.
a61af66fc99e Initial load
duke
parents:
diff changeset
2388 // If we ever need to go to the VM (for locking, jvmti) then
a61af66fc99e Initial load
duke
parents:
diff changeset
2389 // we will always be in the "inner" frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
2390
a61af66fc99e Initial load
duke
parents:
diff changeset
2391 // Lock a synchronized method
a61af66fc99e Initial load
duke
parents:
diff changeset
2392 int lock_offset = -1; // Set if locked
a61af66fc99e Initial load
duke
parents:
diff changeset
2393 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2394 Register Roop = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2395 const Register L3_box = L3;
a61af66fc99e Initial load
duke
parents:
diff changeset
2396
a61af66fc99e Initial load
duke
parents:
diff changeset
2397 create_inner_frame(masm, &inner_frame_created);
a61af66fc99e Initial load
duke
parents:
diff changeset
2398
a61af66fc99e Initial load
duke
parents:
diff changeset
2399 __ ld_ptr(I1, 0, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2400 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2401
a61af66fc99e Initial load
duke
parents:
diff changeset
2402 lock_offset = (lock_slot_offset * VMRegImpl::stack_slot_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
2403 __ add(FP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2404 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2405 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2406 // making the box point to itself will make it clear it went unused
a61af66fc99e Initial load
duke
parents:
diff changeset
2407 // but also be obviously invalid
a61af66fc99e Initial load
duke
parents:
diff changeset
2408 __ st_ptr(L3_box, L3_box, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2409 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2410 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2411 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2412 // Compiler_lock_object (Roop, Rmark, Rbox, Rscratch) -- kills Rmark, Rbox, Rscratch
a61af66fc99e Initial load
duke
parents:
diff changeset
2413 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2414 __ compiler_lock_object(Roop, L1, L3_box, L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2415 __ br(Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2416 __ delayed() -> add(FP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2417
a61af66fc99e Initial load
duke
parents:
diff changeset
2418
a61af66fc99e Initial load
duke
parents:
diff changeset
2419 // None of the above fast optimizations worked so we have to get into the
a61af66fc99e Initial load
duke
parents:
diff changeset
2420 // slow case of monitor enter. Inline a special case of call_VM that
a61af66fc99e Initial load
duke
parents:
diff changeset
2421 // disallows any pending_exception.
a61af66fc99e Initial load
duke
parents:
diff changeset
2422 __ mov(Roop, O0); // Need oop in O0
a61af66fc99e Initial load
duke
parents:
diff changeset
2423 __ mov(L3_box, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2424
a61af66fc99e Initial load
duke
parents:
diff changeset
2425 // Record last_Java_sp, in case the VM code releases the JVM lock.
a61af66fc99e Initial load
duke
parents:
diff changeset
2426
a61af66fc99e Initial load
duke
parents:
diff changeset
2427 __ set_last_Java_frame(FP, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2428
a61af66fc99e Initial load
duke
parents:
diff changeset
2429 // do the call
a61af66fc99e Initial load
duke
parents:
diff changeset
2430 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
2431 __ delayed()->mov(L7_thread_cache, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2432
a61af66fc99e Initial load
duke
parents:
diff changeset
2433 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2434 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
2435
a61af66fc99e Initial load
duke
parents:
diff changeset
2436 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2437 { Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2438 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O0);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
2439 __ br_null_short(O0, Assembler::pt, L);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2440 __ stop("no pending exception allowed on exit from IR::monitorenter");
a61af66fc99e Initial load
duke
parents:
diff changeset
2441 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2442 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2443 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2444 __ bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2445 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2446
a61af66fc99e Initial load
duke
parents:
diff changeset
2447
a61af66fc99e Initial load
duke
parents:
diff changeset
2448 // Finally just about ready to make the JNI call
a61af66fc99e Initial load
duke
parents:
diff changeset
2449
10997
46c544b8fbfc 8008407: remove SPARC V8 support
morris
parents: 7204
diff changeset
2450 __ flushw();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2451 if (inner_frame_created) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2452 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2453 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2454 // Store only what we need from this frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2455 // QQQ I think that non-v9 (like we care) we don't need these saves
a61af66fc99e Initial load
duke
parents:
diff changeset
2456 // either as the flush traps and the current window goes too.
a61af66fc99e Initial load
duke
parents:
diff changeset
2457 __ st_ptr(FP, SP, FP->sp_offset_in_saved_window()*wordSize + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
2458 __ st_ptr(I7, SP, I7->sp_offset_in_saved_window()*wordSize + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
2459 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2460
a61af66fc99e Initial load
duke
parents:
diff changeset
2461 // get JNIEnv* which is first argument to native
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2462 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2463 __ add(G2_thread, in_bytes(JavaThread::jni_environment_offset()), O0);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2464 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2465
a61af66fc99e Initial load
duke
parents:
diff changeset
2466 // Use that pc we placed in O7 a while back as the current frame anchor
a61af66fc99e Initial load
duke
parents:
diff changeset
2467 __ set_last_Java_frame(SP, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2468
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2469 // We flushed the windows ages ago now mark them as flushed before transitioning.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2470 __ set(JavaFrameAnchor::flushed, G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2471 __ st(G3_scratch, G2_thread, JavaThread::frame_anchor_offset() + JavaFrameAnchor::flags_offset());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2472
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2473 // Transition from _thread_in_Java to _thread_in_native.
a61af66fc99e Initial load
duke
parents:
diff changeset
2474 __ set(_thread_in_native, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
2475
a61af66fc99e Initial load
duke
parents:
diff changeset
2476 #ifdef _LP64
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2477 AddressLiteral dest(native_func);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2478 __ relocate(relocInfo::runtime_call_type);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2479 __ jumpl_to(dest, O7, O7);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2480 #else
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2481 __ call(native_func, relocInfo::runtime_call_type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2482 #endif
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2483 __ delayed()->st(G3_scratch, G2_thread, JavaThread::thread_state_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2484
a61af66fc99e Initial load
duke
parents:
diff changeset
2485 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2486
a61af66fc99e Initial load
duke
parents:
diff changeset
2487 // Unpack native results. For int-types, we do any needed sign-extension
a61af66fc99e Initial load
duke
parents:
diff changeset
2488 // and move things into I0. The return value there will survive any VM
a61af66fc99e Initial load
duke
parents:
diff changeset
2489 // calls for blocking or unlocking. An FP or OOP result (handle) is done
a61af66fc99e Initial load
duke
parents:
diff changeset
2490 // specially in the slow-path code.
a61af66fc99e Initial load
duke
parents:
diff changeset
2491 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2492 case T_VOID: break; // Nothing to do!
a61af66fc99e Initial load
duke
parents:
diff changeset
2493 case T_FLOAT: break; // Got it where we want it (unless slow-path)
a61af66fc99e Initial load
duke
parents:
diff changeset
2494 case T_DOUBLE: break; // Got it where we want it (unless slow-path)
a61af66fc99e Initial load
duke
parents:
diff changeset
2495 // In 64 bits build result is in O0, in O0, O1 in 32bit build
a61af66fc99e Initial load
duke
parents:
diff changeset
2496 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
2497 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2498 __ mov(O1, I1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2499 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2500 // Fall thru
a61af66fc99e Initial load
duke
parents:
diff changeset
2501 case T_OBJECT: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
2502 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
2503 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
2504 __ mov(O0, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2505 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2506 case T_BOOLEAN: __ subcc(G0, O0, G0); __ addc(G0, 0, I0); break; // !0 => true; 0 => false
a61af66fc99e Initial load
duke
parents:
diff changeset
2507 case T_BYTE : __ sll(O0, 24, O0); __ sra(O0, 24, I0); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2508 case T_CHAR : __ sll(O0, 16, O0); __ srl(O0, 16, I0); break; // cannot use and3, 0xFFFF too big as immediate value!
a61af66fc99e Initial load
duke
parents:
diff changeset
2509 case T_SHORT : __ sll(O0, 16, O0); __ sra(O0, 16, I0); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2510 break; // Cannot de-handlize until after reclaiming jvm_lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2511 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
2512 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
2513 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2514
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2515 Label after_transition;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2516 // must we block?
a61af66fc99e Initial load
duke
parents:
diff changeset
2517
a61af66fc99e Initial load
duke
parents:
diff changeset
2518 // Block, if necessary, before resuming in _thread_in_Java state.
a61af66fc99e Initial load
duke
parents:
diff changeset
2519 // In order for GC to work, don't clear the last_Java_sp until after blocking.
a61af66fc99e Initial load
duke
parents:
diff changeset
2520 { Label no_block;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2521 AddressLiteral sync_state(SafepointSynchronize::address_of_state());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2522
a61af66fc99e Initial load
duke
parents:
diff changeset
2523 // Switch thread to "native transition" state before reading the synchronization state.
a61af66fc99e Initial load
duke
parents:
diff changeset
2524 // This additional state is necessary because reading and testing the synchronization
a61af66fc99e Initial load
duke
parents:
diff changeset
2525 // state is not atomic w.r.t. GC, as this scenario demonstrates:
a61af66fc99e Initial load
duke
parents:
diff changeset
2526 // Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
a61af66fc99e Initial load
duke
parents:
diff changeset
2527 // VM thread changes sync state to synchronizing and suspends threads for GC.
a61af66fc99e Initial load
duke
parents:
diff changeset
2528 // Thread A is resumed to finish this native method, but doesn't block here since it
a61af66fc99e Initial load
duke
parents:
diff changeset
2529 // didn't see any synchronization is progress, and escapes.
a61af66fc99e Initial load
duke
parents:
diff changeset
2530 __ set(_thread_in_native_trans, G3_scratch);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2531 __ st(G3_scratch, G2_thread, JavaThread::thread_state_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2532 if(os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2533 if (UseMembar) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2534 // Force this write out before the read below
a61af66fc99e Initial load
duke
parents:
diff changeset
2535 __ membar(Assembler::StoreLoad);
a61af66fc99e Initial load
duke
parents:
diff changeset
2536 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2537 // Write serialization page so VM thread can do a pseudo remote membar.
a61af66fc99e Initial load
duke
parents:
diff changeset
2538 // We use the current thread pointer to calculate a thread specific
a61af66fc99e Initial load
duke
parents:
diff changeset
2539 // offset to write to within the page. This minimizes bus traffic
a61af66fc99e Initial load
duke
parents:
diff changeset
2540 // due to cache line collision.
a61af66fc99e Initial load
duke
parents:
diff changeset
2541 __ serialize_memory(G2_thread, G1_scratch, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
2542 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2543 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2544 __ load_contents(sync_state, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
2545 __ cmp(G3_scratch, SafepointSynchronize::_not_synchronized);
a61af66fc99e Initial load
duke
parents:
diff changeset
2546
a61af66fc99e Initial load
duke
parents:
diff changeset
2547 Label L;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2548 Address suspend_state(G2_thread, JavaThread::suspend_flags_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2549 __ br(Assembler::notEqual, false, Assembler::pn, L);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2550 __ delayed()->ld(suspend_state, G3_scratch);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
2551 __ cmp_and_br_short(G3_scratch, 0, Assembler::equal, Assembler::pt, no_block);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2552 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2553
a61af66fc99e Initial load
duke
parents:
diff changeset
2554 // Block. Save any potential method result value before the operation and
a61af66fc99e Initial load
duke
parents:
diff changeset
2555 // use a leaf call to leave the last_Java_frame setup undisturbed. Doing this
a61af66fc99e Initial load
duke
parents:
diff changeset
2556 // lets us share the oopMap we used when we went native rather the create
a61af66fc99e Initial load
duke
parents:
diff changeset
2557 // a distinct one for this pc
a61af66fc99e Initial load
duke
parents:
diff changeset
2558 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2559 save_native_result(masm, ret_type, stack_slots);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2560 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2561 __ call_VM_leaf(L7_thread_cache,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2562 CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans),
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2563 G2_thread);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2564 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2565 __ call_VM_leaf(L7_thread_cache,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2566 CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans_and_transition),
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2567 G2_thread);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2568 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2569
a61af66fc99e Initial load
duke
parents:
diff changeset
2570 // Restore any method result value
a61af66fc99e Initial load
duke
parents:
diff changeset
2571 restore_native_result(masm, ret_type, stack_slots);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2572
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2573 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2574 // The call above performed the transition to thread_in_Java so
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2575 // skip the transition logic below.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2576 __ ba(after_transition);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2577 __ delayed()->nop();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2578 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2579
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2580 __ bind(no_block);
a61af66fc99e Initial load
duke
parents:
diff changeset
2581 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2582
a61af66fc99e Initial load
duke
parents:
diff changeset
2583 // thread state is thread_in_native_trans. Any safepoint blocking has already
a61af66fc99e Initial load
duke
parents:
diff changeset
2584 // happened so we can now change state to _thread_in_Java.
a61af66fc99e Initial load
duke
parents:
diff changeset
2585 __ set(_thread_in_Java, G3_scratch);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2586 __ st(G3_scratch, G2_thread, JavaThread::thread_state_offset());
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2587 __ bind(after_transition);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2588
a61af66fc99e Initial load
duke
parents:
diff changeset
2589 Label no_reguard;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2590 __ ld(G2_thread, JavaThread::stack_guard_state_offset(), G3_scratch);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
2591 __ cmp_and_br_short(G3_scratch, JavaThread::stack_guard_yellow_disabled, Assembler::notEqual, Assembler::pt, no_reguard);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2592
a61af66fc99e Initial load
duke
parents:
diff changeset
2593 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2594 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages));
a61af66fc99e Initial load
duke
parents:
diff changeset
2595 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2596
a61af66fc99e Initial load
duke
parents:
diff changeset
2597 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2598 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2599
a61af66fc99e Initial load
duke
parents:
diff changeset
2600 __ bind(no_reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
2601
a61af66fc99e Initial load
duke
parents:
diff changeset
2602 // Handle possible exception (will unlock if necessary)
a61af66fc99e Initial load
duke
parents:
diff changeset
2603
a61af66fc99e Initial load
duke
parents:
diff changeset
2604 // native result if any is live in freg or I0 (and I1 if long and 32bit vm)
a61af66fc99e Initial load
duke
parents:
diff changeset
2605
a61af66fc99e Initial load
duke
parents:
diff changeset
2606 // Unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2607 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2608 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2609 Register I2_ex_oop = I2;
a61af66fc99e Initial load
duke
parents:
diff changeset
2610 const Register L3_box = L3;
a61af66fc99e Initial load
duke
parents:
diff changeset
2611 // Get locked oop from the handle we passed to jni
a61af66fc99e Initial load
duke
parents:
diff changeset
2612 __ ld_ptr(L6_handle, 0, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
2613 __ add(SP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2614 // Must save pending exception around the slow-path VM call. Since it's a
a61af66fc99e Initial load
duke
parents:
diff changeset
2615 // leaf call, the pending exception (if any) can be kept in a register.
a61af66fc99e Initial load
duke
parents:
diff changeset
2616 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), I2_ex_oop);
a61af66fc99e Initial load
duke
parents:
diff changeset
2617 // Now unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2618 // (Roop, Rmark, Rbox, Rscratch)
a61af66fc99e Initial load
duke
parents:
diff changeset
2619 __ compiler_unlock_object(L4, L1, L3_box, L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2620 __ br(Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2621 __ delayed()-> add(SP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2622
a61af66fc99e Initial load
duke
parents:
diff changeset
2623 // save and restore any potential method result value around the unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
2624 // operation. Will save in I0 (or stack for FP returns).
a61af66fc99e Initial load
duke
parents:
diff changeset
2625 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2626
a61af66fc99e Initial load
duke
parents:
diff changeset
2627 // Must clear pending-exception before re-entering the VM. Since this is
a61af66fc99e Initial load
duke
parents:
diff changeset
2628 // a leaf call, pending-exception-oop can be safely kept in a register.
a61af66fc99e Initial load
duke
parents:
diff changeset
2629 __ st_ptr(G0, G2_thread, in_bytes(Thread::pending_exception_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2630
a61af66fc99e Initial load
duke
parents:
diff changeset
2631 // slow case of monitor enter. Inline a special case of call_VM that
a61af66fc99e Initial load
duke
parents:
diff changeset
2632 // disallows any pending_exception.
a61af66fc99e Initial load
duke
parents:
diff changeset
2633 __ mov(L3_box, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2634
a61af66fc99e Initial load
duke
parents:
diff changeset
2635 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
2636 __ delayed()->mov(L4, O0); // Need oop in O0
a61af66fc99e Initial load
duke
parents:
diff changeset
2637
a61af66fc99e Initial load
duke
parents:
diff changeset
2638 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2639
a61af66fc99e Initial load
duke
parents:
diff changeset
2640 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2641 { Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2642 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O0);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
2643 __ br_null_short(O0, Assembler::pt, L);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2644 __ stop("no pending exception allowed on exit from IR::monitorexit");
a61af66fc99e Initial load
duke
parents:
diff changeset
2645 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2646 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2647 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2648 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2649 // check_forward_pending_exception jump to forward_exception if any pending
a61af66fc99e Initial load
duke
parents:
diff changeset
2650 // exception is set. The forward_exception routine expects to see the
a61af66fc99e Initial load
duke
parents:
diff changeset
2651 // exception in pending_exception and not in a register. Kind of clumsy,
a61af66fc99e Initial load
duke
parents:
diff changeset
2652 // since all folks who branch to forward_exception must have tested
a61af66fc99e Initial load
duke
parents:
diff changeset
2653 // pending_exception first and hence have it in a register already.
a61af66fc99e Initial load
duke
parents:
diff changeset
2654 __ st_ptr(I2_ex_oop, G2_thread, in_bytes(Thread::pending_exception_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2655 __ bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2656 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2657
a61af66fc99e Initial load
duke
parents:
diff changeset
2658 // Tell dtrace about this method exit
a61af66fc99e Initial load
duke
parents:
diff changeset
2659 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2660 SkipIfEqual skip_if(
a61af66fc99e Initial load
duke
parents:
diff changeset
2661 masm, G3_scratch, &DTraceMethodProbes, Assembler::zero);
a61af66fc99e Initial load
duke
parents:
diff changeset
2662 save_native_result(masm, ret_type, stack_slots);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2663 __ set_metadata_constant(method(), O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2664 __ call_VM_leaf(L7_thread_cache,
a61af66fc99e Initial load
duke
parents:
diff changeset
2665 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
a61af66fc99e Initial load
duke
parents:
diff changeset
2666 G2_thread, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2667 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2668 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2669
a61af66fc99e Initial load
duke
parents:
diff changeset
2670 // Clear "last Java frame" SP and PC.
a61af66fc99e Initial load
duke
parents:
diff changeset
2671 __ verify_thread(); // G2_thread must be correct
a61af66fc99e Initial load
duke
parents:
diff changeset
2672 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
2673
a61af66fc99e Initial load
duke
parents:
diff changeset
2674 // Unpack oop result
a61af66fc99e Initial load
duke
parents:
diff changeset
2675 if (ret_type == T_OBJECT || ret_type == T_ARRAY) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2676 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2677 __ addcc(G0, I0, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2678 __ brx(Assembler::notZero, true, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2679 __ delayed()->ld_ptr(I0, 0, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2680 __ mov(G0, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2681 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2682 __ verify_oop(I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2683 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2684
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2685 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2686 // reset handle block
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2687 __ ld_ptr(G2_thread, in_bytes(JavaThread::active_handles_offset()), L5);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2688 __ st_ptr(G0, L5, JNIHandleBlock::top_offset_in_bytes());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2689
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2690 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2691 check_forward_pending_exception(masm, G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2692 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2693
a61af66fc99e Initial load
duke
parents:
diff changeset
2694
a61af66fc99e Initial load
duke
parents:
diff changeset
2695 // Return
a61af66fc99e Initial load
duke
parents:
diff changeset
2696
a61af66fc99e Initial load
duke
parents:
diff changeset
2697 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2698 if (ret_type == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2699
a61af66fc99e Initial load
duke
parents:
diff changeset
2700 // Must leave proper result in O0,O1 and G1 (c2/tiered only)
a61af66fc99e Initial load
duke
parents:
diff changeset
2701 __ sllx(I0, 32, G1); // Shift bits into high G1
a61af66fc99e Initial load
duke
parents:
diff changeset
2702 __ srl (I1, 0, I1); // Zero extend O1 (harmless?)
a61af66fc99e Initial load
duke
parents:
diff changeset
2703 __ or3 (I1, G1, G1); // OR 64 bits into G1
a61af66fc99e Initial load
duke
parents:
diff changeset
2704 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2705 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2706
a61af66fc99e Initial load
duke
parents:
diff changeset
2707 __ ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
2708 __ delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2709
a61af66fc99e Initial load
duke
parents:
diff changeset
2710 __ flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
2711
a61af66fc99e Initial load
duke
parents:
diff changeset
2712 nmethod *nm = nmethod::new_native_nmethod(method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2177
diff changeset
2713 compile_id,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2714 masm->code(),
a61af66fc99e Initial load
duke
parents:
diff changeset
2715 vep_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
2716 frame_complete,
a61af66fc99e Initial load
duke
parents:
diff changeset
2717 stack_slots / VMRegImpl::slots_per_word,
a61af66fc99e Initial load
duke
parents:
diff changeset
2718 (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
a61af66fc99e Initial load
duke
parents:
diff changeset
2719 in_ByteSize(lock_offset),
a61af66fc99e Initial load
duke
parents:
diff changeset
2720 oop_maps);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2721
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2722 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2723 nm->set_lazy_critical_native(true);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2724 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2725 return nm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2726
a61af66fc99e Initial load
duke
parents:
diff changeset
2727 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2728
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2729 #ifdef HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2730 // ---------------------------------------------------------------------------
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2731 // Generate a dtrace nmethod for a given signature. The method takes arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2732 // in the Java compiled code convention, marshals them to the native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2733 // abi and then leaves nops at the position you would expect to call a native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2734 // function. When the probe is enabled the nops are replaced with a trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2735 // instruction that dtrace inserts and the trace will cause a notification
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2736 // to dtrace.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2737 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2738 // The probes are only able to take primitive types and java/lang/String as
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2739 // arguments. No other java types are allowed. Strings are converted to utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2740 // strings so that from dtrace point of view java strings are converted to C
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2741 // strings. There is an arbitrary fixed limit on the total space that a method
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2742 // can use for converting the strings. (256 chars per string in the signature).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2743 // So any java string larger then this is truncated.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2744
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2745 static int fp_offset[ConcreteRegisterImpl::number_of_registers] = { 0 };
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2746 static bool offsets_initialized = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2747
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2748 nmethod *SharedRuntime::generate_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2749 MacroAssembler *masm, methodHandle method) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2750
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2751
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2752 // generate_dtrace_nmethod is guarded by a mutex so we are sure to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2753 // be single threaded in this method.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2754 assert(AdapterHandlerLibrary_lock->owned_by_self(), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2755
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2756 // Fill in the signature array, for the calling-convention call.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2757 int total_args_passed = method->size_of_parameters();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2758
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2759 BasicType* in_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2760 VMRegPair *in_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2761
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2762 // The signature we are going to use for the trap that dtrace will see
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2763 // java/lang/String is converted. We drop "this" and any other object
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2764 // is converted to NULL. (A one-slot java/lang/Long object reference
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2765 // is converted to a two-slot long, which is why we double the allocation).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2766 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2767 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2768
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2769 int i=0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2770 int total_strings = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2771 int first_arg_to_pass = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2772 int total_c_args = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2773
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2774 // Skip the receiver as dtrace doesn't want to see it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2775 if( !method->is_static() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2776 in_sig_bt[i++] = T_OBJECT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2777 first_arg_to_pass = 1;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2778 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2779
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2780 SignatureStream ss(method->signature());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2781 for ( ; !ss.at_return_type(); ss.next()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2782 BasicType bt = ss.type();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2783 in_sig_bt[i++] = bt; // Collect remaining bits of signature
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2784 out_sig_bt[total_c_args++] = bt;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2785 if( bt == T_OBJECT) {
2177
3582bf76420e 6990754: Use native memory and reference counting to implement SymbolTable
coleenp
parents: 1972
diff changeset
2786 Symbol* s = ss.as_symbol_or_null();
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2787 if (s == vmSymbols::java_lang_String()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2788 total_strings++;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2789 out_sig_bt[total_c_args-1] = T_ADDRESS;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2790 } else if (s == vmSymbols::java_lang_Boolean() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2791 s == vmSymbols::java_lang_Byte()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2792 out_sig_bt[total_c_args-1] = T_BYTE;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2793 } else if (s == vmSymbols::java_lang_Character() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2794 s == vmSymbols::java_lang_Short()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2795 out_sig_bt[total_c_args-1] = T_SHORT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2796 } else if (s == vmSymbols::java_lang_Integer() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2797 s == vmSymbols::java_lang_Float()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2798 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2799 } else if (s == vmSymbols::java_lang_Long() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2800 s == vmSymbols::java_lang_Double()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2801 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2802 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2803 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2804 } else if ( bt == T_LONG || bt == T_DOUBLE ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2805 in_sig_bt[i++] = T_VOID; // Longs & doubles take 2 Java slots
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2806 // We convert double to long
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2807 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2808 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2809 } else if ( bt == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2810 // We convert float to int
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2811 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2812 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2813 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2814
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2815 assert(i==total_args_passed, "validly parsed signature");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2816
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2817 // Now get the compiled-Java layout as input arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2818 int comp_args_on_stack;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2819 comp_args_on_stack = SharedRuntime::java_calling_convention(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2820 in_sig_bt, in_regs, total_args_passed, false);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2821
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2822 // We have received a description of where all the java arg are located
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2823 // on entry to the wrapper. We need to convert these args to where
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2824 // the a native (non-jni) function would expect them. To figure out
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2825 // where they go we convert the java signature to a C signature and remove
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2826 // T_VOID for any long/double we might have received.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2827
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2828
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2829 // Now figure out where the args must be stored and how much stack space
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2830 // they require (neglecting out_preserve_stack_slots but space for storing
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2831 // the 1st six register arguments). It's weird see int_stk_helper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2832 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2833 int out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2834 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, total_c_args);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2835
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2836 // Calculate the total number of stack slots we will need.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2837
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2838 // First count the abi requirement plus all of the outgoing args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2839 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2840
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2841 // Plus a temp for possible converion of float/double/long register args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2842
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2843 int conversion_temp = stack_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2844 stack_slots += 2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2845
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2846
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2847 // Now space for the string(s) we must convert
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2848
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2849 int string_locs = stack_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2850 stack_slots += total_strings *
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2851 (max_dtrace_string_size / VMRegImpl::stack_slot_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2852
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2853 // Ok The space we have allocated will look like:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2854 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2855 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2856 // FP-> | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2857 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2858 // | string[n] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2859 // |---------------------| <- string_locs[n]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2860 // | string[n-1] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2861 // |---------------------| <- string_locs[n-1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2862 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2863 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2864 // |---------------------| <- string_locs[1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2865 // | string[0] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2866 // |---------------------| <- string_locs[0]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2867 // | temp |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2868 // |---------------------| <- conversion_temp
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2869 // | outbound memory |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2870 // | based arguments |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2871 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2872 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2873 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2874 // SP-> | out_preserved_slots |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2875 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2876 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2877
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2878 // Now compute actual number of stack words we need rounding to make
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2879 // stack properly aligned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2880 stack_slots = round_to(stack_slots, 4 * VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2881
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2882 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2883
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2884 intptr_t start = (intptr_t)__ pc();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2885
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2886 // First thing make an ic check to see if we should even be here
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2887
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2888 {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2889 Label L;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2890 const Register temp_reg = G3_scratch;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2891 AddressLiteral ic_miss(SharedRuntime::get_ic_miss_stub());
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2892 __ verify_oop(O0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2893 __ ld_ptr(O0, oopDesc::klass_offset_in_bytes(), temp_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
2894 __ cmp_and_brx_short(temp_reg, G5_inline_cache_reg, Assembler::equal, Assembler::pt, L);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2895
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2896 __ jump_to(ic_miss, temp_reg);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2897 __ delayed()->nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2898 __ align(CodeEntryAlignment);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2899 __ bind(L);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2900 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2901
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2902 int vep_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2903
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2904
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2905 // The instruction at the verified entry point must be 5 bytes or longer
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2906 // because it can be patched on the fly by make_non_entrant. The stack bang
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2907 // instruction fits that requirement.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2908
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2909 // Generate stack overflow check before creating frame
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2910 __ generate_stack_overflow_check(stack_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2911
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2912 assert(((intptr_t)__ pc() - start - vep_offset) >= 5,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2913 "valid size for make_non_entrant");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2914
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2915 // Generate a new frame for the wrapper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2916 __ save(SP, -stack_size, SP);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2917
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2918 // Frame is now completed as far a size and linkage.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2919
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2920 int frame_complete = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2921
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2922 #ifdef ASSERT
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2923 bool reg_destroyed[RegisterImpl::number_of_registers];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2924 bool freg_destroyed[FloatRegisterImpl::number_of_registers];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2925 for ( int r = 0 ; r < RegisterImpl::number_of_registers ; r++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2926 reg_destroyed[r] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2927 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2928 for ( int f = 0 ; f < FloatRegisterImpl::number_of_registers ; f++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2929 freg_destroyed[f] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2930 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2931
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2932 #endif /* ASSERT */
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2933
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2934 VMRegPair zero;
176
6b648fefb395 6705523: Fix for 6695506 will violate spec when used in JDK6
kamg
parents: 116
diff changeset
2935 const Register g0 = G0; // without this we get a compiler warning (why??)
6b648fefb395 6705523: Fix for 6695506 will violate spec when used in JDK6
kamg
parents: 116
diff changeset
2936 zero.set2(g0->as_VMReg());
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2937
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2938 int c_arg, j_arg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2939
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2940 Register conversion_off = noreg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2941
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2942 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2943 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2944
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2945 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2946 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2947
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2948 #ifdef ASSERT
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2949 if (src.first()->is_Register()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2950 assert(!reg_destroyed[src.first()->as_Register()->encoding()], "ack!");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2951 } else if (src.first()->is_FloatRegister()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2952 assert(!freg_destroyed[src.first()->as_FloatRegister()->encoding(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2953 FloatRegisterImpl::S)], "ack!");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2954 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2955 if (dst.first()->is_Register()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2956 reg_destroyed[dst.first()->as_Register()->encoding()] = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2957 } else if (dst.first()->is_FloatRegister()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2958 freg_destroyed[dst.first()->as_FloatRegister()->encoding(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2959 FloatRegisterImpl::S)] = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2960 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2961 #endif /* ASSERT */
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2962
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2963 switch (in_sig_bt[j_arg]) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2964 case T_ARRAY:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2965 case T_OBJECT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2966 {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2967 if (out_sig_bt[c_arg] == T_BYTE || out_sig_bt[c_arg] == T_SHORT ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2968 out_sig_bt[c_arg] == T_INT || out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2969 // need to unbox a one-slot value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2970 Register in_reg = L0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2971 Register tmp = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2972 if ( src.first()->is_reg() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2973 in_reg = src.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2974 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2975 assert(Assembler::is_simm13(reg2offset(src.first()) + STACK_BIAS),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2976 "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2977 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2978 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2979 // If the final destination is an acceptable register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2980 if ( dst.first()->is_reg() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2981 if ( dst.is_single_phys_reg() || out_sig_bt[c_arg] != T_LONG ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2982 tmp = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2983 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2984 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2985
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2986 Label skipUnbox;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2987 if ( wordSize == 4 && out_sig_bt[c_arg] == T_LONG ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2988 __ mov(G0, tmp->successor());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2989 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2990 __ br_null(in_reg, true, Assembler::pn, skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2991 __ delayed()->mov(G0, tmp);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2992
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2993 BasicType bt = out_sig_bt[c_arg];
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2994 int box_offset = java_lang_boxing_object::value_offset_in_bytes(bt);
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2995 switch (bt) {
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2996 case T_BYTE:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2997 __ ldub(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2998 case T_SHORT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2999 __ lduh(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3000 case T_INT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3001 __ ld(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3002 case T_LONG:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3003 __ ld_long(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3004 default: ShouldNotReachHere();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3005 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3006
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3007 __ bind(skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3008 // If tmp wasn't final destination copy to final destination
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3009 if (tmp == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3010 VMRegPair tmp_as_VM = reg64_to_VMRegPair(L2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3011 if (out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3012 long_move(masm, tmp_as_VM, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3013 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3014 move32_64(masm, tmp_as_VM, out_regs[c_arg]);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3015 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3016 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3017 if (out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3018 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3019 ++c_arg; // move over the T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3020 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3021 } else if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3022 Register s =
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3023 src.first()->is_reg() ? src.first()->as_Register() : L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3024 Register d =
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3025 dst.first()->is_reg() ? dst.first()->as_Register() : L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3026
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3027 // We store the oop now so that the conversion pass can reach
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3028 // while in the inner frame. This will be the only store if
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3029 // the oop is NULL.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3030 if (s != L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3031 // src is register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3032 if (d != L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3033 // dst is register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3034 __ mov(s, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3035 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3036 assert(Assembler::is_simm13(reg2offset(dst.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3037 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3038 __ st_ptr(s, SP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3039 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3040 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3041 // src not a register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3042 assert(Assembler::is_simm13(reg2offset(src.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3043 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3044 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3045 if (d == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3046 assert(Assembler::is_simm13(reg2offset(dst.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3047 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3048 __ st_ptr(d, SP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3049 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3050 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3051 } else if (out_sig_bt[c_arg] != T_VOID) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3052 // Convert the arg to NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3053 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3054 __ mov(G0, dst.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3055 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3056 assert(Assembler::is_simm13(reg2offset(dst.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3057 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3058 __ st_ptr(G0, SP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3059 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3060 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3061 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3062 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3063 case T_VOID:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3064 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3065
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3066 case T_FLOAT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3067 if (src.first()->is_stack()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3068 // Stack to stack/reg is simple
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3069 move32_64(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3070 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3071 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3072 // freg -> reg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3073 int off =
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3074 STACK_BIAS + conversion_temp * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3075 Register d = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3076 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3077 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3078 SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3079 __ ld(SP, off, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3080 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3081 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3082 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3083 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3084 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3085 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3086 SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3087 __ ld(SP, conversion_off , d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3088 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3089 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3090 // freg -> mem
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3091 int off = STACK_BIAS + reg2offset(dst.first());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3092 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3093 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3094 SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3095 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3096 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3097 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3098 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3099 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3100 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3101 SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3102 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3103 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3104 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3105 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3106
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3107 case T_DOUBLE:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3108 assert( j_arg + 1 < total_args_passed &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3109 in_sig_bt[j_arg + 1] == T_VOID &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3110 out_sig_bt[c_arg+1] == T_VOID, "bad arg list");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3111 if (src.first()->is_stack()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3112 // Stack to stack/reg is simple
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3113 long_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3114 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3115 Register d = dst.first()->is_reg() ? dst.first()->as_Register() : L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3117 // Destination could be an odd reg on 32bit in which case
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3118 // we can't load direct to the destination.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3119
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3120 if (!d->is_even() && wordSize == 4) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3121 d = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3122 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3123 int off = STACK_BIAS + conversion_temp * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3124 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3125 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3126 SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3127 __ ld_long(SP, off, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3128 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3129 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3130 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3131 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3132 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3133 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3134 SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3135 __ ld_long(SP, conversion_off, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3136 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3137 if (d == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3138 long_move(masm, reg64_to_VMRegPair(L2), dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3139 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3140 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3141 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3142
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3143 case T_LONG :
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3144 // 32bit can't do a split move of something like g1 -> O0, O1
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3145 // so use a memory temp
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3146 if (src.is_single_phys_reg() && wordSize == 4) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3147 Register tmp = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3148 if (dst.first()->is_reg() &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3149 (wordSize == 8 || dst.first()->as_Register()->is_even())) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3150 tmp = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3151 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3152
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3153 int off = STACK_BIAS + conversion_temp * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3154 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3155 __ stx(src.first()->as_Register(), SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3156 __ ld_long(SP, off, tmp);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3157 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3158 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3159 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3160 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3161 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3162 __ stx(src.first()->as_Register(), SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3163 __ ld_long(SP, conversion_off, tmp);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3164 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3165
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3166 if (tmp == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3167 long_move(masm, reg64_to_VMRegPair(L2), dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3168 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3169 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3170 long_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3171 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3172 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3173
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3174 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3175
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3176 default:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3177 move32_64(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3178 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3179 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3180
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3181
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3182 // If we have any strings we must store any register based arg to the stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3183 // This includes any still live xmm registers too.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3184
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3185 if (total_strings > 0 ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3186
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3187 // protect all the arg registers
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3188 __ save_frame(0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3189 __ mov(G2_thread, L7_thread_cache);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3190 const Register L2_string_off = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3191
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3192 // Get first string offset
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3193 __ set(string_locs * VMRegImpl::stack_slot_size, L2_string_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3194
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3195 for (c_arg = 0 ; c_arg < total_c_args ; c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3196 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3197
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3198 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3199 const Register d = dst.first()->is_reg() ?
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3200 dst.first()->as_Register()->after_save() : noreg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3201
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3202 // It's a string the oop and it was already copied to the out arg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3203 // position
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3204 if (d != noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3205 __ mov(d, O0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3206 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3207 assert(Assembler::is_simm13(reg2offset(dst.first()) + STACK_BIAS),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3208 "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3209 __ ld_ptr(FP, reg2offset(dst.first()) + STACK_BIAS, O0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3210 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3211 Label skip;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3212
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3213 __ br_null(O0, false, Assembler::pn, skip);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3214 __ delayed()->add(FP, L2_string_off, O1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3215
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3216 if (d != noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3217 __ mov(O1, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3218 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3219 assert(Assembler::is_simm13(reg2offset(dst.first()) + STACK_BIAS),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3220 "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3221 __ st_ptr(O1, FP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3222 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3223
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3224 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::get_utf),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3225 relocInfo::runtime_call_type);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3226 __ delayed()->add(L2_string_off, max_dtrace_string_size, L2_string_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3227
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3228 __ bind(skip);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3229
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3230 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3231
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3232 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3233 __ mov(L7_thread_cache, G2_thread);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3234 __ restore();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3235
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3236 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3237
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3238
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3239 // Ok now we are done. Need to place the nop that dtrace wants in order to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3240 // patch in the trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3241
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3242 int patch_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3243
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3244 __ nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3245
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3246
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3247 // Return
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3248
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3249 __ ret();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3250 __ delayed()->restore();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3251
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3252 __ flush();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3253
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3254 nmethod *nm = nmethod::new_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3255 method, masm->code(), vep_offset, patch_offset, frame_complete,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3256 stack_slots / VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3257 return nm;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3258
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3259 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3260
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3261 #endif // HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3262
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3263 // this function returns the adjust size (in number of words) to a c2i adapter
a61af66fc99e Initial load
duke
parents:
diff changeset
3264 // activation for use during deoptimization
a61af66fc99e Initial load
duke
parents:
diff changeset
3265 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3266 assert(callee_locals >= callee_parameters,
a61af66fc99e Initial load
duke
parents:
diff changeset
3267 "test and remove; got more parms than locals");
a61af66fc99e Initial load
duke
parents:
diff changeset
3268 if (callee_locals < callee_parameters)
a61af66fc99e Initial load
duke
parents:
diff changeset
3269 return 0; // No adjustment for negative locals
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
3270 int diff = (callee_locals - callee_parameters) * Interpreter::stackElementWords;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3271 return round_to(diff, WordsPerLong);
a61af66fc99e Initial load
duke
parents:
diff changeset
3272 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3273
a61af66fc99e Initial load
duke
parents:
diff changeset
3274 // "Top of Stack" slots that may be unused by the calling convention but must
a61af66fc99e Initial load
duke
parents:
diff changeset
3275 // otherwise be preserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3276 // On Intel these are not necessary and the value can be zero.
a61af66fc99e Initial load
duke
parents:
diff changeset
3277 // On Sparc this describes the words reserved for storing a register window
a61af66fc99e Initial load
duke
parents:
diff changeset
3278 // when an interrupt occurs.
a61af66fc99e Initial load
duke
parents:
diff changeset
3279 uint SharedRuntime::out_preserve_stack_slots() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3280 return frame::register_save_words * VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
3281 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3282
a61af66fc99e Initial load
duke
parents:
diff changeset
3283 static void gen_new_frame(MacroAssembler* masm, bool deopt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3284 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3285 // Common out the new frame generation for deopt and uncommon trap
a61af66fc99e Initial load
duke
parents:
diff changeset
3286 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3287 Register G3pcs = G3_scratch; // Array of new pcs (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3288 Register Oreturn0 = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3289 Register Oreturn1 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3290 Register O2UnrollBlock = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3291 Register O3array = O3; // Array of frame sizes (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3292 Register O4array_size = O4; // number of frames (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3293 Register O7frame_size = O7; // number of frames (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3294
a61af66fc99e Initial load
duke
parents:
diff changeset
3295 __ ld_ptr(O3array, 0, O7frame_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3296 __ sub(G0, O7frame_size, O7frame_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3297 __ save(SP, O7frame_size, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3298 __ ld_ptr(G3pcs, 0, I7); // load frame's new pc
a61af66fc99e Initial load
duke
parents:
diff changeset
3299
a61af66fc99e Initial load
duke
parents:
diff changeset
3300 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3301 // make sure that the frames are aligned properly
a61af66fc99e Initial load
duke
parents:
diff changeset
3302 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3303 __ btst(wordSize*2-1, SP);
5923
8a48c2906f91 7150046: SIGILL on sparcv9 fastdebug
coleenp
parents: 4957
diff changeset
3304 __ breakpoint_trap(Assembler::notZero, Assembler::ptr_cc);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3305 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3306 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3307
a61af66fc99e Initial load
duke
parents:
diff changeset
3308 // Deopt needs to pass some extra live values from frame to frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3309
a61af66fc99e Initial load
duke
parents:
diff changeset
3310 if (deopt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3311 __ mov(Oreturn0->after_save(), Oreturn0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3312 __ mov(Oreturn1->after_save(), Oreturn1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3313 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3314
a61af66fc99e Initial load
duke
parents:
diff changeset
3315 __ mov(O4array_size->after_save(), O4array_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3316 __ sub(O4array_size, 1, O4array_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3317 __ mov(O3array->after_save(), O3array);
a61af66fc99e Initial load
duke
parents:
diff changeset
3318 __ mov(O2UnrollBlock->after_save(), O2UnrollBlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
3319 __ add(G3pcs, wordSize, G3pcs); // point to next pc value
a61af66fc99e Initial load
duke
parents:
diff changeset
3320
a61af66fc99e Initial load
duke
parents:
diff changeset
3321 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3322 // trash registers to show a clear pattern in backtraces
a61af66fc99e Initial load
duke
parents:
diff changeset
3323 __ set(0xDEAD0000, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3324 __ add(I0, 2, I1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3325 __ add(I0, 4, I2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3326 __ add(I0, 6, I3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3327 __ add(I0, 8, I4);
a61af66fc99e Initial load
duke
parents:
diff changeset
3328 // Don't touch I5 could have valuable savedSP
a61af66fc99e Initial load
duke
parents:
diff changeset
3329 __ set(0xDEADBEEF, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3330 __ mov(L0, L1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3331 __ mov(L0, L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3332 __ mov(L0, L3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3333 __ mov(L0, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
3334 __ mov(L0, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
3335
a61af66fc99e Initial load
duke
parents:
diff changeset
3336 // trash the return value as there is nothing to return yet
a61af66fc99e Initial load
duke
parents:
diff changeset
3337 __ set(0xDEAD0001, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3338 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3339
a61af66fc99e Initial load
duke
parents:
diff changeset
3340 __ mov(SP, O5_savedSP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3341 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3342
a61af66fc99e Initial load
duke
parents:
diff changeset
3343
a61af66fc99e Initial load
duke
parents:
diff changeset
3344 static void make_new_frames(MacroAssembler* masm, bool deopt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3345 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3346 // loop through the UnrollBlock info and create new frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3347 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3348 Register G3pcs = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
3349 Register Oreturn0 = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3350 Register Oreturn1 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3351 Register O2UnrollBlock = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3352 Register O3array = O3;
a61af66fc99e Initial load
duke
parents:
diff changeset
3353 Register O4array_size = O4;
a61af66fc99e Initial load
duke
parents:
diff changeset
3354 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
3355
a61af66fc99e Initial load
duke
parents:
diff changeset
3356 // Before we make new frames, check to see if stack is available.
a61af66fc99e Initial load
duke
parents:
diff changeset
3357 // Do this after the caller's return address is on top of stack
a61af66fc99e Initial load
duke
parents:
diff changeset
3358 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3359 // Get total frame size for interpreted frames
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3360 __ ld(O2UnrollBlock, Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes(), O4);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3361 __ bang_stack_size(O4, O3, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3362 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3363
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3364 __ ld(O2UnrollBlock, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes(), O4array_size);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3365 __ ld_ptr(O2UnrollBlock, Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes(), G3pcs);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3366 __ ld_ptr(O2UnrollBlock, Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes(), O3array);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3367
a61af66fc99e Initial load
duke
parents:
diff changeset
3368 // Adjust old interpreter frame to make space for new frame's extra java locals
a61af66fc99e Initial load
duke
parents:
diff changeset
3369 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3370 // We capture the original sp for the transition frame only because it is needed in
a61af66fc99e Initial load
duke
parents:
diff changeset
3371 // order to properly calculate interpreter_sp_adjustment. Even though in real life
a61af66fc99e Initial load
duke
parents:
diff changeset
3372 // every interpreter frame captures a savedSP it is only needed at the transition
a61af66fc99e Initial load
duke
parents:
diff changeset
3373 // (fortunately). If we had to have it correct everywhere then we would need to
a61af66fc99e Initial load
duke
parents:
diff changeset
3374 // be told the sp_adjustment for each frame we create. If the frame size array
a61af66fc99e Initial load
duke
parents:
diff changeset
3375 // were to have twice the frame count entries then we could have pairs [sp_adjustment, frame_size]
a61af66fc99e Initial load
duke
parents:
diff changeset
3376 // for each frame we create and keep up the illusion every where.
a61af66fc99e Initial load
duke
parents:
diff changeset
3377 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3378
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3379 __ ld(O2UnrollBlock, Deoptimization::UnrollBlock::caller_adjustment_offset_in_bytes(), O7);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3380 __ mov(SP, O5_savedSP); // remember initial sender's original sp before adjustment
a61af66fc99e Initial load
duke
parents:
diff changeset
3381 __ sub(SP, O7, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3382
a61af66fc99e Initial load
duke
parents:
diff changeset
3383 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3384 // make sure that there is at least one entry in the array
a61af66fc99e Initial load
duke
parents:
diff changeset
3385 __ tst(O4array_size);
5923
8a48c2906f91 7150046: SIGILL on sparcv9 fastdebug
coleenp
parents: 4957
diff changeset
3386 __ breakpoint_trap(Assembler::zero, Assembler::icc);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3387 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3388
a61af66fc99e Initial load
duke
parents:
diff changeset
3389 // Now push the new interpreter frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3390 __ bind(loop);
a61af66fc99e Initial load
duke
parents:
diff changeset
3391
a61af66fc99e Initial load
duke
parents:
diff changeset
3392 // allocate a new frame, filling the registers
a61af66fc99e Initial load
duke
parents:
diff changeset
3393
a61af66fc99e Initial load
duke
parents:
diff changeset
3394 gen_new_frame(masm, deopt); // allocate an interpreter frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3395
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3396 __ cmp_zero_and_br(Assembler::notZero, O4array_size, loop);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3397 __ delayed()->add(O3array, wordSize, O3array);
a61af66fc99e Initial load
duke
parents:
diff changeset
3398 __ ld_ptr(G3pcs, 0, O7); // load final frame new pc
a61af66fc99e Initial load
duke
parents:
diff changeset
3399
a61af66fc99e Initial load
duke
parents:
diff changeset
3400 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3401
a61af66fc99e Initial load
duke
parents:
diff changeset
3402 //------------------------------generate_deopt_blob----------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3403 // Ought to generate an ideal graph & compile, but here's some SPARC ASM
a61af66fc99e Initial load
duke
parents:
diff changeset
3404 // instead.
a61af66fc99e Initial load
duke
parents:
diff changeset
3405 void SharedRuntime::generate_deopt_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3406 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3407 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3408 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3409 int pad = VerifyThread ? 512 : 0;// Extra slop space for more verify code
4957
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3410 if (UseStackBanging) {
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3411 pad += StackShadowPages*16 + 32;
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3412 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3413 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3414 CodeBuffer buffer("deopt_blob", 2100+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3415 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
3416 // Measured 8/7/03 at 1212 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3417 // Measured 8/7/03 at 1396 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3418 CodeBuffer buffer("deopt_blob", 1600+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3419 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
3420 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3421 FloatRegister Freturn0 = F0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3422 Register Greturn1 = G1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3423 Register Oreturn0 = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3424 Register Oreturn1 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3425 Register O2UnrollBlock = O2;
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3426 Register L0deopt_mode = L0;
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3427 Register G4deopt_mode = G4_scratch;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3428 int frame_size_words;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3429 Address saved_Freturn0_addr(FP, -sizeof(double) + STACK_BIAS);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3430 #if !defined(_LP64) && defined(COMPILER2)
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3431 Address saved_Greturn1_addr(FP, -sizeof(double) -sizeof(jlong) + STACK_BIAS);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3432 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3433 Label cont;
a61af66fc99e Initial load
duke
parents:
diff changeset
3434
a61af66fc99e Initial load
duke
parents:
diff changeset
3435 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3436
a61af66fc99e Initial load
duke
parents:
diff changeset
3437 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3438 // This is the entry point for code which is returning to a de-optimized
a61af66fc99e Initial load
duke
parents:
diff changeset
3439 // frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
3440 // The steps taken by this frame are as follows:
a61af66fc99e Initial load
duke
parents:
diff changeset
3441 // - push a dummy "register_save" and save the return values (O0, O1, F0/F1, G1)
a61af66fc99e Initial load
duke
parents:
diff changeset
3442 // and all potentially live registers (at a pollpoint many registers can be live).
a61af66fc99e Initial load
duke
parents:
diff changeset
3443 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3444 // - call the C routine: Deoptimization::fetch_unroll_info (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3445 // returns information about the number and size of interpreter frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3446 // which are equivalent to the frame which is being deoptimized)
a61af66fc99e Initial load
duke
parents:
diff changeset
3447 // - deallocate the unpack frame, restoring only results values. Other
a61af66fc99e Initial load
duke
parents:
diff changeset
3448 // volatile registers will now be captured in the vframeArray as needed.
a61af66fc99e Initial load
duke
parents:
diff changeset
3449 // - deallocate the deoptimization frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3450 // - in a loop using the information returned in the previous step
a61af66fc99e Initial load
duke
parents:
diff changeset
3451 // push new interpreter frames (take care to propagate the return
a61af66fc99e Initial load
duke
parents:
diff changeset
3452 // values through each new frame pushed)
a61af66fc99e Initial load
duke
parents:
diff changeset
3453 // - create a dummy "unpack_frame" and save the return values (O0, O1, F0)
a61af66fc99e Initial load
duke
parents:
diff changeset
3454 // - call the C routine: Deoptimization::unpack_frames (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3455 // lays out values on the interpreter frame which was just created)
a61af66fc99e Initial load
duke
parents:
diff changeset
3456 // - deallocate the dummy unpack_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3457 // - ensure that all the return values are correctly set and then do
a61af66fc99e Initial load
duke
parents:
diff changeset
3458 // a return to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3459 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3460 // Refer to the following methods for more information:
a61af66fc99e Initial load
duke
parents:
diff changeset
3461 // - Deoptimization::fetch_unroll_info
a61af66fc99e Initial load
duke
parents:
diff changeset
3462 // - Deoptimization::unpack_frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3463
a61af66fc99e Initial load
duke
parents:
diff changeset
3464 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3465
a61af66fc99e Initial load
duke
parents:
diff changeset
3466 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3467
a61af66fc99e Initial load
duke
parents:
diff changeset
3468 // restore G2, the trampoline destroyed it
a61af66fc99e Initial load
duke
parents:
diff changeset
3469 __ get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
3470
a61af66fc99e Initial load
duke
parents:
diff changeset
3471 // On entry we have been called by the deoptimized nmethod with a call that
a61af66fc99e Initial load
duke
parents:
diff changeset
3472 // replaced the original call (or safepoint polling location) so the deoptimizing
a61af66fc99e Initial load
duke
parents:
diff changeset
3473 // pc is now in O7. Return values are still in the expected places
a61af66fc99e Initial load
duke
parents:
diff changeset
3474
a61af66fc99e Initial load
duke
parents:
diff changeset
3475 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3476 __ ba(cont);
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3477 __ delayed()->mov(Deoptimization::Unpack_deopt, L0deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3478
a61af66fc99e Initial load
duke
parents:
diff changeset
3479 int exception_offset = __ offset() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
3480
a61af66fc99e Initial load
duke
parents:
diff changeset
3481 // restore G2, the trampoline destroyed it
a61af66fc99e Initial load
duke
parents:
diff changeset
3482 __ get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
3483
a61af66fc99e Initial load
duke
parents:
diff changeset
3484 // On entry we have been jumped to by the exception handler (or exception_blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3485 // for server). O0 contains the exception oop and O7 contains the original
a61af66fc99e Initial load
duke
parents:
diff changeset
3486 // exception pc. So if we push a frame here it will look to the
a61af66fc99e Initial load
duke
parents:
diff changeset
3487 // stack walking code (fetch_unroll_info) just like a normal call so
a61af66fc99e Initial load
duke
parents:
diff changeset
3488 // state will be extracted normally.
a61af66fc99e Initial load
duke
parents:
diff changeset
3489
a61af66fc99e Initial load
duke
parents:
diff changeset
3490 // save exception oop in JavaThread and fall through into the
a61af66fc99e Initial load
duke
parents:
diff changeset
3491 // exception_in_tls case since they are handled in same way except
a61af66fc99e Initial load
duke
parents:
diff changeset
3492 // for where the pending exception is kept.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3493 __ st_ptr(Oexception, G2_thread, JavaThread::exception_oop_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3494
a61af66fc99e Initial load
duke
parents:
diff changeset
3495 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3496 // Vanilla deoptimization with an exception pending in exception_oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3497 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3498 int exception_in_tls_offset = __ offset() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
3499
a61af66fc99e Initial load
duke
parents:
diff changeset
3500 // No need to update oop_map as each call to save_live_registers will produce identical oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
3501 (void) RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3502
a61af66fc99e Initial load
duke
parents:
diff changeset
3503 // Restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
3504 __ get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
3505
a61af66fc99e Initial load
duke
parents:
diff changeset
3506 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3507 {
a61af66fc99e Initial load
duke
parents:
diff changeset
3508 // verify that there is really an exception oop in exception_oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3509 Label has_exception;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3510 __ ld_ptr(G2_thread, JavaThread::exception_oop_offset(), Oexception);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3511 __ br_notnull_short(Oexception, Assembler::pt, has_exception);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3512 __ stop("no exception in thread");
a61af66fc99e Initial load
duke
parents:
diff changeset
3513 __ bind(has_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
3514
a61af66fc99e Initial load
duke
parents:
diff changeset
3515 // verify that there is no pending exception
a61af66fc99e Initial load
duke
parents:
diff changeset
3516 Label no_pending_exception;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3517 Address exception_addr(G2_thread, Thread::pending_exception_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3518 __ ld_ptr(exception_addr, Oexception);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3519 __ br_null_short(Oexception, Assembler::pt, no_pending_exception);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3520 __ stop("must not have pending exception here");
a61af66fc99e Initial load
duke
parents:
diff changeset
3521 __ bind(no_pending_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
3522 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3523 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3524
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3525 __ ba(cont);
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3526 __ delayed()->mov(Deoptimization::Unpack_exception, L0deopt_mode);;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3527
a61af66fc99e Initial load
duke
parents:
diff changeset
3528 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3529 // Reexecute entry, similar to c2 uncommon trap
a61af66fc99e Initial load
duke
parents:
diff changeset
3530 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3531 int reexecute_offset = __ offset() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
3532
a61af66fc99e Initial load
duke
parents:
diff changeset
3533 // No need to update oop_map as each call to save_live_registers will produce identical oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
3534 (void) RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3535
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3536 __ mov(Deoptimization::Unpack_reexecute, L0deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3537
a61af66fc99e Initial load
duke
parents:
diff changeset
3538 __ bind(cont);
a61af66fc99e Initial load
duke
parents:
diff changeset
3539
a61af66fc99e Initial load
duke
parents:
diff changeset
3540 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3541
a61af66fc99e Initial load
duke
parents:
diff changeset
3542 // do the call by hand so we can get the oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
3543
a61af66fc99e Initial load
duke
parents:
diff changeset
3544 __ mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3545 __ call(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
3546 __ delayed()->mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3547
a61af66fc99e Initial load
duke
parents:
diff changeset
3548 // Set an oopmap for the call site this describes all our saved volatile registers
a61af66fc99e Initial load
duke
parents:
diff changeset
3549
a61af66fc99e Initial load
duke
parents:
diff changeset
3550 oop_maps->add_gc_map( __ offset()-start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3551
a61af66fc99e Initial load
duke
parents:
diff changeset
3552 __ mov(L7_thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
3553
a61af66fc99e Initial load
duke
parents:
diff changeset
3554 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3555
a61af66fc99e Initial load
duke
parents:
diff changeset
3556 // NOTE: we know that only O0/O1 will be reloaded by restore_result_registers
a61af66fc99e Initial load
duke
parents:
diff changeset
3557 // so this move will survive
a61af66fc99e Initial load
duke
parents:
diff changeset
3558
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3559 __ mov(L0deopt_mode, G4deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3560
a61af66fc99e Initial load
duke
parents:
diff changeset
3561 __ mov(O0, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3562
a61af66fc99e Initial load
duke
parents:
diff changeset
3563 RegisterSaver::restore_result_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3564
a61af66fc99e Initial load
duke
parents:
diff changeset
3565 Label noException;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3566 __ cmp_and_br_short(G4deopt_mode, Deoptimization::Unpack_exception, Assembler::notEqual, Assembler::pt, noException);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3567
a61af66fc99e Initial load
duke
parents:
diff changeset
3568 // Move the pending exception from exception_oop to Oexception so
a61af66fc99e Initial load
duke
parents:
diff changeset
3569 // the pending exception will be picked up the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
3570 __ ld_ptr(G2_thread, in_bytes(JavaThread::exception_oop_offset()), Oexception);
a61af66fc99e Initial load
duke
parents:
diff changeset
3571 __ st_ptr(G0, G2_thread, in_bytes(JavaThread::exception_oop_offset()));
12884
e504cd481ec0 8026376: assert(false) failed: DEBUG MESSAGE: exception pc already set
twisti
parents: 10997
diff changeset
3572 __ st_ptr(G0, G2_thread, in_bytes(JavaThread::exception_pc_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3573 __ bind(noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3574
a61af66fc99e Initial load
duke
parents:
diff changeset
3575 // deallocate the deoptimization frame taking care to preserve the return values
a61af66fc99e Initial load
duke
parents:
diff changeset
3576 __ mov(Oreturn0, Oreturn0->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3577 __ mov(Oreturn1, Oreturn1->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3578 __ mov(O2UnrollBlock, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3579 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3580
a61af66fc99e Initial load
duke
parents:
diff changeset
3581 // Allocate new interpreter frame(s) and possible c2i adapter frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3582
a61af66fc99e Initial load
duke
parents:
diff changeset
3583 make_new_frames(masm, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
3584
a61af66fc99e Initial load
duke
parents:
diff changeset
3585 // push a dummy "unpack_frame" taking care of float return values and
a61af66fc99e Initial load
duke
parents:
diff changeset
3586 // call Deoptimization::unpack_frames to have the unpacker layout
a61af66fc99e Initial load
duke
parents:
diff changeset
3587 // information in the interpreter frames just created and then return
a61af66fc99e Initial load
duke
parents:
diff changeset
3588 // to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3589 __ save(SP, -frame_size_words*wordSize, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3590 __ stf(FloatRegisterImpl::D, Freturn0, saved_Freturn0_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
3591 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
3592 #if defined(COMPILER2)
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3593 // 32-bit 1-register longs return longs in G1
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3594 __ stx(Greturn1, saved_Greturn1_addr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3595 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3596 __ set_last_Java_frame(SP, noreg);
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3597 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames), G2_thread, G4deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3598 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
3599 // LP64 uses g4 in set_last_Java_frame
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3600 __ mov(G4deopt_mode, O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3601 __ set_last_Java_frame(SP, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3602 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames), G2_thread, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3603 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3604 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3605 __ ldf(FloatRegisterImpl::D, saved_Freturn0_addr, Freturn0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3606
a61af66fc99e Initial load
duke
parents:
diff changeset
3607 #if !defined(_LP64) && defined(COMPILER2)
a61af66fc99e Initial load
duke
parents:
diff changeset
3608 // In 32 bit, C2 returns longs in G1 so restore the saved G1 into
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3609 // I0/I1 if the return value is long.
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3610 Label not_long;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3611 __ cmp_and_br_short(O0,T_LONG, Assembler::notEqual, Assembler::pt, not_long);
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3612 __ ldd(saved_Greturn1_addr,I0);
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3613 __ bind(not_long);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3614 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3615 __ ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
3616 __ delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3617
a61af66fc99e Initial load
duke
parents:
diff changeset
3618 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3619 _deopt_blob = DeoptimizationBlob::create(&buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3620 _deopt_blob->set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
3621 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3622
a61af66fc99e Initial load
duke
parents:
diff changeset
3623 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3624
a61af66fc99e Initial load
duke
parents:
diff changeset
3625 //------------------------------generate_uncommon_trap_blob--------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3626 // Ought to generate an ideal graph & compile, but here's some SPARC ASM
a61af66fc99e Initial load
duke
parents:
diff changeset
3627 // instead.
a61af66fc99e Initial load
duke
parents:
diff changeset
3628 void SharedRuntime::generate_uncommon_trap_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3629 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3630 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3631 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3632 int pad = VerifyThread ? 512 : 0;
4957
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3633 if (UseStackBanging) {
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3634 pad += StackShadowPages*16 + 32;
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3635 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3636 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3637 CodeBuffer buffer("uncommon_trap_blob", 2700+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3638 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
3639 // Measured 8/7/03 at 660 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3640 // Measured 8/7/03 at 1028 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3641 CodeBuffer buffer("uncommon_trap_blob", 2000+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3642 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3643 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3644 Register O2UnrollBlock = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3645 Register O2klass_index = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3646
a61af66fc99e Initial load
duke
parents:
diff changeset
3647 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3648 // This is the entry point for all traps the compiler takes when it thinks
a61af66fc99e Initial load
duke
parents:
diff changeset
3649 // it cannot handle further execution of compilation code. The frame is
a61af66fc99e Initial load
duke
parents:
diff changeset
3650 // deoptimized in these cases and converted into interpreter frames for
a61af66fc99e Initial load
duke
parents:
diff changeset
3651 // execution
a61af66fc99e Initial load
duke
parents:
diff changeset
3652 // The steps taken by this frame are as follows:
a61af66fc99e Initial load
duke
parents:
diff changeset
3653 // - push a fake "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3654 // - call the C routine Deoptimization::uncommon_trap (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3655 // packs the current compiled frame into vframe arrays and returns
a61af66fc99e Initial load
duke
parents:
diff changeset
3656 // information about the number and size of interpreter frames which
a61af66fc99e Initial load
duke
parents:
diff changeset
3657 // are equivalent to the frame which is being deoptimized)
a61af66fc99e Initial load
duke
parents:
diff changeset
3658 // - deallocate the "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3659 // - deallocate the deoptimization frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3660 // - in a loop using the information returned in the previous step
a61af66fc99e Initial load
duke
parents:
diff changeset
3661 // push interpreter frames;
a61af66fc99e Initial load
duke
parents:
diff changeset
3662 // - create a dummy "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3663 // - call the C routine: Deoptimization::unpack_frames (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3664 // lays out values on the interpreter frame which was just created)
a61af66fc99e Initial load
duke
parents:
diff changeset
3665 // - deallocate the dummy unpack_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3666 // - return to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3667 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3668 // Refer to the following methods for more information:
a61af66fc99e Initial load
duke
parents:
diff changeset
3669 // - Deoptimization::uncommon_trap
a61af66fc99e Initial load
duke
parents:
diff changeset
3670 // - Deoptimization::unpack_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3671
a61af66fc99e Initial load
duke
parents:
diff changeset
3672 // the unloaded class index is in O0 (first parameter to this blob)
a61af66fc99e Initial load
duke
parents:
diff changeset
3673
a61af66fc99e Initial load
duke
parents:
diff changeset
3674 // push a dummy "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3675 // and call Deoptimization::uncommon_trap to pack the compiled frame into
a61af66fc99e Initial load
duke
parents:
diff changeset
3676 // vframe array and return the UnrollBlock information
a61af66fc99e Initial load
duke
parents:
diff changeset
3677 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3678 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3679 __ mov(I0, O2klass_index);
a61af66fc99e Initial load
duke
parents:
diff changeset
3680 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::uncommon_trap), G2_thread, O2klass_index);
a61af66fc99e Initial load
duke
parents:
diff changeset
3681 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3682 __ mov(O0, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3683 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3684
a61af66fc99e Initial load
duke
parents:
diff changeset
3685 // deallocate the deoptimized frame taking care to preserve the return values
a61af66fc99e Initial load
duke
parents:
diff changeset
3686 __ mov(O2UnrollBlock, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3687 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3688
a61af66fc99e Initial load
duke
parents:
diff changeset
3689 // Allocate new interpreter frame(s) and possible c2i adapter frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3690
a61af66fc99e Initial load
duke
parents:
diff changeset
3691 make_new_frames(masm, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3692
a61af66fc99e Initial load
duke
parents:
diff changeset
3693 // push a dummy "unpack_frame" taking care of float return values and
a61af66fc99e Initial load
duke
parents:
diff changeset
3694 // call Deoptimization::unpack_frames to have the unpacker layout
a61af66fc99e Initial load
duke
parents:
diff changeset
3695 // information in the interpreter frames just created and then return
a61af66fc99e Initial load
duke
parents:
diff changeset
3696 // to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3697 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3698 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3699 __ mov(Deoptimization::Unpack_uncommon_trap, O3); // indicate it is the uncommon trap case
a61af66fc99e Initial load
duke
parents:
diff changeset
3700 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames), G2_thread, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3701 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3702 __ ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
3703 __ delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3704
a61af66fc99e Initial load
duke
parents:
diff changeset
3705 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3706 _uncommon_trap_blob = UncommonTrapBlob::create(&buffer, NULL, __ total_frame_size_in_bytes(0)/wordSize);
a61af66fc99e Initial load
duke
parents:
diff changeset
3707 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3708
a61af66fc99e Initial load
duke
parents:
diff changeset
3709 #endif // COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3710
a61af66fc99e Initial load
duke
parents:
diff changeset
3711 //------------------------------generate_handler_blob-------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3712 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3713 // Generate a special Compile2Runtime blob that saves all registers, and sets
a61af66fc99e Initial load
duke
parents:
diff changeset
3714 // up an OopMap.
a61af66fc99e Initial load
duke
parents:
diff changeset
3715 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3716 // This blob is jumped to (via a breakpoint and the signal handler) from a
a61af66fc99e Initial load
duke
parents:
diff changeset
3717 // safepoint in compiled code. On entry to this blob, O7 contains the
a61af66fc99e Initial load
duke
parents:
diff changeset
3718 // address in the original nmethod at which we should resume normal execution.
a61af66fc99e Initial load
duke
parents:
diff changeset
3719 // Thus, this blob looks like a subroutine which must preserve lots of
a61af66fc99e Initial load
duke
parents:
diff changeset
3720 // registers and return normally. Note that O7 is never register-allocated,
a61af66fc99e Initial load
duke
parents:
diff changeset
3721 // so it is guaranteed to be free here.
a61af66fc99e Initial load
duke
parents:
diff changeset
3722 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3723
a61af66fc99e Initial load
duke
parents:
diff changeset
3724 // The hardest part of what this blob must do is to save the 64-bit %o
a61af66fc99e Initial load
duke
parents:
diff changeset
3725 // registers in the 32-bit build. A simple 'save' turn the %o's to %i's and
a61af66fc99e Initial load
duke
parents:
diff changeset
3726 // an interrupt will chop off their heads. Making space in the caller's frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3727 // first will let us save the 64-bit %o's before save'ing, but we cannot hand
a61af66fc99e Initial load
duke
parents:
diff changeset
3728 // the adjusted FP off to the GC stack-crawler: this will modify the caller's
a61af66fc99e Initial load
duke
parents:
diff changeset
3729 // SP and mess up HIS OopMaps. So we first adjust the caller's SP, then save
a61af66fc99e Initial load
duke
parents:
diff changeset
3730 // the 64-bit %o's, then do a save, then fixup the caller's SP (our FP).
a61af66fc99e Initial load
duke
parents:
diff changeset
3731 // Tricky, tricky, tricky...
a61af66fc99e Initial load
duke
parents:
diff changeset
3732
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3733 SafepointBlob* SharedRuntime::generate_handler_blob(address call_ptr, int poll_type) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3734 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3735
a61af66fc99e Initial load
duke
parents:
diff changeset
3736 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3737 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3738 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3739 // Measured 8/7/03 at 896 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3740 // Measured 8/7/03 at 1080 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3741 // even larger with TraceJumps
a61af66fc99e Initial load
duke
parents:
diff changeset
3742 int pad = TraceJumps ? 512 : 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3743 CodeBuffer buffer("handler_blob", 1600 + pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3744 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3745 int frame_size_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3746 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3747 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3748
a61af66fc99e Initial load
duke
parents:
diff changeset
3749 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3750
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3751 bool cause_return = (poll_type == POLL_AT_RETURN);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3752 // If this causes a return before the processing, then do a "restore"
a61af66fc99e Initial load
duke
parents:
diff changeset
3753 if (cause_return) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3754 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3755 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3756 // Make it look like we were called via the poll
a61af66fc99e Initial load
duke
parents:
diff changeset
3757 // so that frame constructor always sees a valid return address
a61af66fc99e Initial load
duke
parents:
diff changeset
3758 __ ld_ptr(G2_thread, in_bytes(JavaThread::saved_exception_pc_offset()), O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3759 __ sub(O7, frame::pc_return_offset, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3760 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3761
a61af66fc99e Initial load
duke
parents:
diff changeset
3762 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3763
a61af66fc99e Initial load
duke
parents:
diff changeset
3764 // setup last_Java_sp (blows G4)
a61af66fc99e Initial load
duke
parents:
diff changeset
3765 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3766
a61af66fc99e Initial load
duke
parents:
diff changeset
3767 // call into the runtime to handle illegal instructions exception
a61af66fc99e Initial load
duke
parents:
diff changeset
3768 // Do not use call_VM_leaf, because we need to make a GC map at this call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3769 __ mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3770 __ save_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3771 __ call(call_ptr);
a61af66fc99e Initial load
duke
parents:
diff changeset
3772 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3773
a61af66fc99e Initial load
duke
parents:
diff changeset
3774 // Set an oopmap for the call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3775 // We need this not only for callee-saved registers, but also for volatile
a61af66fc99e Initial load
duke
parents:
diff changeset
3776 // registers that the compiler might be keeping live across a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
3777
a61af66fc99e Initial load
duke
parents:
diff changeset
3778 oop_maps->add_gc_map( __ offset() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3779
a61af66fc99e Initial load
duke
parents:
diff changeset
3780 __ restore_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3781 // clear last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3782 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3783
a61af66fc99e Initial load
duke
parents:
diff changeset
3784 // Check for exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
3785 Label pending;
a61af66fc99e Initial load
duke
parents:
diff changeset
3786
a61af66fc99e Initial load
duke
parents:
diff changeset
3787 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O1);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3788 __ br_notnull_short(O1, Assembler::pn, pending);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3789
a61af66fc99e Initial load
duke
parents:
diff changeset
3790 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3791
a61af66fc99e Initial load
duke
parents:
diff changeset
3792 // We are back the the original state on entry and ready to go.
a61af66fc99e Initial load
duke
parents:
diff changeset
3793
a61af66fc99e Initial load
duke
parents:
diff changeset
3794 __ retl();
a61af66fc99e Initial load
duke
parents:
diff changeset
3795 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3796
a61af66fc99e Initial load
duke
parents:
diff changeset
3797 // Pending exception after the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
3798
a61af66fc99e Initial load
duke
parents:
diff changeset
3799 __ bind(pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3800
a61af66fc99e Initial load
duke
parents:
diff changeset
3801 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3802
a61af66fc99e Initial load
duke
parents:
diff changeset
3803 // We are back the the original state on entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3804
a61af66fc99e Initial load
duke
parents:
diff changeset
3805 // Tail-call forward_exception_entry, with the issuing PC in O7,
a61af66fc99e Initial load
duke
parents:
diff changeset
3806 // so it looks like the original nmethod called forward_exception_entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3807 __ set((intptr_t)StubRoutines::forward_exception_entry(), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3808 __ JMP(O0, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3809 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3810
a61af66fc99e Initial load
duke
parents:
diff changeset
3811 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3812 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3813 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3814
a61af66fc99e Initial load
duke
parents:
diff changeset
3815 // return exception blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3816 return SafepointBlob::create(&buffer, oop_maps, frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3817 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3818
a61af66fc99e Initial load
duke
parents:
diff changeset
3819 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3820 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
a61af66fc99e Initial load
duke
parents:
diff changeset
3821 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3822 // Generate a stub that calls into vm to find out the proper destination
a61af66fc99e Initial load
duke
parents:
diff changeset
3823 // of a java call. All the argument registers are live at this point
a61af66fc99e Initial load
duke
parents:
diff changeset
3824 // but since this is generic code we don't know what they are and the caller
a61af66fc99e Initial load
duke
parents:
diff changeset
3825 // must do any gc of the args.
a61af66fc99e Initial load
duke
parents:
diff changeset
3826 //
3753
cba7b5c2d53f 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 2405
diff changeset
3827 RuntimeStub* SharedRuntime::generate_resolve_blob(address destination, const char* name) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3828 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3829
a61af66fc99e Initial load
duke
parents:
diff changeset
3830 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3831 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3832 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3833 // Measured 8/7/03 at 896 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3834 // Measured 8/7/03 at 1080 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3835 // even larger with TraceJumps
a61af66fc99e Initial load
duke
parents:
diff changeset
3836 int pad = TraceJumps ? 512 : 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3837 CodeBuffer buffer(name, 1600 + pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3838 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3839 int frame_size_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3840 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3841 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3842
a61af66fc99e Initial load
duke
parents:
diff changeset
3843 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3844
a61af66fc99e Initial load
duke
parents:
diff changeset
3845 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3846
a61af66fc99e Initial load
duke
parents:
diff changeset
3847 int frame_complete = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3848
a61af66fc99e Initial load
duke
parents:
diff changeset
3849 // setup last_Java_sp (blows G4)
a61af66fc99e Initial load
duke
parents:
diff changeset
3850 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3851
a61af66fc99e Initial load
duke
parents:
diff changeset
3852 // call into the runtime to handle illegal instructions exception
a61af66fc99e Initial load
duke
parents:
diff changeset
3853 // Do not use call_VM_leaf, because we need to make a GC map at this call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3854 __ mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3855 __ save_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3856 __ call(destination, relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
3857 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3858
a61af66fc99e Initial load
duke
parents:
diff changeset
3859 // O0 contains the address we are going to jump to assuming no exception got installed
a61af66fc99e Initial load
duke
parents:
diff changeset
3860
a61af66fc99e Initial load
duke
parents:
diff changeset
3861 // Set an oopmap for the call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3862 // We need this not only for callee-saved registers, but also for volatile
a61af66fc99e Initial load
duke
parents:
diff changeset
3863 // registers that the compiler might be keeping live across a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
3864
a61af66fc99e Initial load
duke
parents:
diff changeset
3865 oop_maps->add_gc_map( __ offset() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3866
a61af66fc99e Initial load
duke
parents:
diff changeset
3867 __ restore_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3868 // clear last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3869 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3870
a61af66fc99e Initial load
duke
parents:
diff changeset
3871 // Check for exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
3872 Label pending;
a61af66fc99e Initial load
duke
parents:
diff changeset
3873
a61af66fc99e Initial load
duke
parents:
diff changeset
3874 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O1);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3753
diff changeset
3875 __ br_notnull_short(O1, Assembler::pn, pending);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3876
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3877 // get the returned Method*
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3878
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3879 __ get_vm_result_2(G5_method);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3880 __ stx(G5_method, SP, RegisterSaver::G5_offset()+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
3881
a61af66fc99e Initial load
duke
parents:
diff changeset
3882 // O0 is where we want to jump, overwrite G3 which is saved and scratch
a61af66fc99e Initial load
duke
parents:
diff changeset
3883
a61af66fc99e Initial load
duke
parents:
diff changeset
3884 __ stx(O0, SP, RegisterSaver::G3_offset()+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
3885
a61af66fc99e Initial load
duke
parents:
diff changeset
3886 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3887
a61af66fc99e Initial load
duke
parents:
diff changeset
3888 // We are back the the original state on entry and ready to go.
a61af66fc99e Initial load
duke
parents:
diff changeset
3889
a61af66fc99e Initial load
duke
parents:
diff changeset
3890 __ JMP(G3, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3891 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3892
a61af66fc99e Initial load
duke
parents:
diff changeset
3893 // Pending exception after the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
3894
a61af66fc99e Initial load
duke
parents:
diff changeset
3895 __ bind(pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3896
a61af66fc99e Initial load
duke
parents:
diff changeset
3897 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3898
a61af66fc99e Initial load
duke
parents:
diff changeset
3899 // We are back the the original state on entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3900
a61af66fc99e Initial load
duke
parents:
diff changeset
3901 // Tail-call forward_exception_entry, with the issuing PC in O7,
a61af66fc99e Initial load
duke
parents:
diff changeset
3902 // so it looks like the original nmethod called forward_exception_entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3903 __ set((intptr_t)StubRoutines::forward_exception_entry(), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3904 __ JMP(O0, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3905 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3906
a61af66fc99e Initial load
duke
parents:
diff changeset
3907 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3908 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3909 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3910
a61af66fc99e Initial load
duke
parents:
diff changeset
3911 // return the blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3912 // frame_size_words or bytes??
a61af66fc99e Initial load
duke
parents:
diff changeset
3913 return RuntimeStub::new_runtime_stub(name, &buffer, frame_complete, frame_size_words, oop_maps, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
3914 }