Mercurial > hg > graal-compiler
annotate src/cpu/sparc/vm/vm_version_sparc.cpp @ 1972:f95d63e2154a
6989984: Use standard include model for Hospot
Summary: Replaced MakeDeps and the includeDB files with more standardized solutions.
Reviewed-by: coleenp, kvn, kamg
| author | stefank |
|---|---|
| date | Tue, 23 Nov 2010 13:22:55 -0800 |
| parents | ae065c367d93 |
| children | c04052fd6ae1 |
| rev | line source |
|---|---|
| 0 | 1 /* |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1730
diff
changeset
|
2 * Copyright (c) 1997, 2010, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 * | |
| 5 * This code is free software; you can redistribute it and/or modify it | |
| 6 * under the terms of the GNU General Public License version 2 only, as | |
| 7 * published by the Free Software Foundation. | |
| 8 * | |
| 9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 * version 2 for more details (a copy is included in the LICENSE file that | |
| 13 * accompanied this code). | |
| 14 * | |
| 15 * You should have received a copy of the GNU General Public License version | |
| 16 * 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 * | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1518
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1518
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1518
diff
changeset
|
21 * questions. |
| 0 | 22 * |
| 23 */ | |
| 24 | |
| 1972 | 25 #include "precompiled.hpp" |
| 26 #include "assembler_sparc.inline.hpp" | |
| 27 #include "memory/resourceArea.hpp" | |
| 28 #include "runtime/java.hpp" | |
| 29 #include "runtime/stubCodeGenerator.hpp" | |
| 30 #include "vm_version_sparc.hpp" | |
| 31 #ifdef TARGET_OS_FAMILY_linux | |
| 32 # include "os_linux.inline.hpp" | |
| 33 #endif | |
| 34 #ifdef TARGET_OS_FAMILY_solaris | |
| 35 # include "os_solaris.inline.hpp" | |
| 36 #endif | |
| 0 | 37 |
| 38 int VM_Version::_features = VM_Version::unknown_m; | |
| 39 const char* VM_Version::_features_str = ""; | |
| 40 | |
|
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
41 bool VM_Version::is_niagara1_plus() { |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
42 // This is a placeholder until the real test is determined. |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
43 return is_niagara1() && |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
44 (os::processor_count() > maximum_niagara1_processor_count()); |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
45 } |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
46 |
| 0 | 47 void VM_Version::initialize() { |
| 48 _features = determine_features(); | |
| 49 PrefetchCopyIntervalInBytes = prefetch_copy_interval_in_bytes(); | |
| 50 PrefetchScanIntervalInBytes = prefetch_scan_interval_in_bytes(); | |
| 51 PrefetchFieldsAhead = prefetch_fields_ahead(); | |
| 52 | |
| 53 // Allocation prefetch settings | |
| 54 intx cache_line_size = L1_data_cache_line_size(); | |
| 55 if( cache_line_size > AllocatePrefetchStepSize ) | |
| 56 AllocatePrefetchStepSize = cache_line_size; | |
| 57 if( FLAG_IS_DEFAULT(AllocatePrefetchLines) ) | |
| 58 AllocatePrefetchLines = 3; // Optimistic value | |
| 59 assert( AllocatePrefetchLines > 0, "invalid value"); | |
| 60 if( AllocatePrefetchLines < 1 ) // set valid value in product VM | |
| 61 AllocatePrefetchLines = 1; // Conservative value | |
| 62 | |
| 63 AllocatePrefetchDistance = allocate_prefetch_distance(); | |
| 64 AllocatePrefetchStyle = allocate_prefetch_style(); | |
| 65 | |
| 66 assert(AllocatePrefetchDistance % AllocatePrefetchStepSize == 0, "invalid value"); | |
| 67 | |
| 68 UseSSE = 0; // Only on x86 and x64 | |
| 69 | |
| 70 _supports_cx8 = has_v9(); | |
| 71 | |
| 72 if (is_niagara1()) { | |
| 73 // Indirect branch is the same cost as direct | |
| 74 if (FLAG_IS_DEFAULT(UseInlineCaches)) { | |
| 675 | 75 FLAG_SET_DEFAULT(UseInlineCaches, false); |
| 0 | 76 } |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
77 #ifdef _LP64 |
|
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
78 // 32-bit oops don't make sense for the 64-bit VM on sparc |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
79 // since the 32-bit VM has the same registers and smaller objects. |
|
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
80 Universe::set_narrow_oop_shift(LogMinObjAlignmentInBytes); |
|
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
81 #endif // _LP64 |
| 0 | 82 #ifdef COMPILER2 |
| 83 // Indirect branch is the same cost as direct | |
| 84 if (FLAG_IS_DEFAULT(UseJumpTables)) { | |
| 675 | 85 FLAG_SET_DEFAULT(UseJumpTables, true); |
| 0 | 86 } |
| 87 // Single-issue, so entry and loop tops are | |
| 88 // aligned on a single instruction boundary | |
| 89 if (FLAG_IS_DEFAULT(InteriorEntryAlignment)) { | |
| 675 | 90 FLAG_SET_DEFAULT(InteriorEntryAlignment, 4); |
| 0 | 91 } |
|
1367
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
92 if (is_niagara1_plus()) { |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1730
diff
changeset
|
93 if (has_blk_init() && AllocatePrefetchStyle > 0 && |
|
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1730
diff
changeset
|
94 FLAG_IS_DEFAULT(AllocatePrefetchStyle)) { |
|
1367
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
95 // Use BIS instruction for allocation prefetch. |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
96 FLAG_SET_DEFAULT(AllocatePrefetchStyle, 3); |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
97 if (FLAG_IS_DEFAULT(AllocatePrefetchDistance)) { |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
98 // Use smaller prefetch distance on N2 with BIS |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
99 FLAG_SET_DEFAULT(AllocatePrefetchDistance, 64); |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
100 } |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
101 } |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
102 if (AllocatePrefetchStyle != 3 && FLAG_IS_DEFAULT(AllocatePrefetchDistance)) { |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
103 // Use different prefetch distance without BIS |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
104 FLAG_SET_DEFAULT(AllocatePrefetchDistance, 256); |
|
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
105 } |
| 0 | 106 } |
| 107 #endif | |
| 1365 | 108 if (FLAG_IS_DEFAULT(OptoLoopAlignment)) { |
| 109 FLAG_SET_DEFAULT(OptoLoopAlignment, 4); | |
| 110 } | |
|
1518
3bfae429e2cf
6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents:
1367
diff
changeset
|
111 // When using CMS, we cannot use memset() in BOT updates because |
|
3bfae429e2cf
6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents:
1367
diff
changeset
|
112 // the sun4v/CMT version in libc_psr uses BIS which exposes |
|
3bfae429e2cf
6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents:
1367
diff
changeset
|
113 // "phantom zeros" to concurrent readers. See 6948537. |
|
3bfae429e2cf
6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents:
1367
diff
changeset
|
114 if (FLAG_IS_DEFAULT(UseMemSetInBOT) && UseConcMarkSweepGC) { |
|
3bfae429e2cf
6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents:
1367
diff
changeset
|
115 FLAG_SET_DEFAULT(UseMemSetInBOT, false); |
|
3bfae429e2cf
6948537: CMS: BOT walkers observe out-of-thin-air zeros on sun4v sparc/CMT
ysr
parents:
1367
diff
changeset
|
116 } |
| 0 | 117 } |
| 118 | |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
119 // Use hardware population count instruction if available. |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
120 if (has_hardware_popc()) { |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
121 if (FLAG_IS_DEFAULT(UsePopCountInstruction)) { |
| 675 | 122 FLAG_SET_DEFAULT(UsePopCountInstruction, true); |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
123 } |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
124 } |
|
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
125 |
|
1730
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
126 #ifdef COMPILER2 |
|
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
127 // Currently not supported anywhere. |
|
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
128 FLAG_SET_DEFAULT(UseFPUForSpilling, false); |
|
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
129 #endif |
|
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
130 |
| 0 | 131 char buf[512]; |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1730
diff
changeset
|
132 jio_snprintf(buf, sizeof(buf), "%s%s%s%s%s%s%s%s%s%s%s%s%s%s", |
| 0 | 133 (has_v8() ? ", has_v8" : ""), |
| 134 (has_v9() ? ", has_v9" : ""), | |
|
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
135 (has_hardware_popc() ? ", popc" : ""), |
| 0 | 136 (has_vis1() ? ", has_vis1" : ""), |
| 137 (has_vis2() ? ", has_vis2" : ""), | |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1730
diff
changeset
|
138 (has_blk_init() ? ", has_blk_init" : ""), |
| 0 | 139 (is_ultra3() ? ", is_ultra3" : ""), |
| 140 (is_sun4v() ? ", is_sun4v" : ""), | |
| 141 (is_niagara1() ? ", is_niagara1" : ""), | |
|
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
142 (is_niagara1_plus() ? ", is_niagara1_plus" : ""), |
|
1914
ae065c367d93
6987135: Performance regression on Intel platform with 32-bits edition between 6u13 and 6u14.
kvn
parents:
1730
diff
changeset
|
143 (is_sparc64() ? ", is_sparc64" : ""), |
|
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
144 (!has_hardware_mul32() ? ", no-mul32" : ""), |
|
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
145 (!has_hardware_div32() ? ", no-div32" : ""), |
| 0 | 146 (!has_hardware_fsmuld() ? ", no-fsmuld" : "")); |
| 147 | |
| 148 // buf is started with ", " or is empty | |
| 149 _features_str = strdup(strlen(buf) > 2 ? buf + 2 : buf); | |
| 150 | |
| 151 #ifndef PRODUCT | |
| 152 if (PrintMiscellaneous && Verbose) { | |
| 153 tty->print("Allocation: "); | |
| 154 if (AllocatePrefetchStyle <= 0) { | |
| 155 tty->print_cr("no prefetching"); | |
| 156 } else { | |
| 157 if (AllocatePrefetchLines > 1) { | |
| 158 tty->print_cr("PREFETCH %d, %d lines of size %d bytes", AllocatePrefetchDistance, AllocatePrefetchLines, AllocatePrefetchStepSize); | |
| 159 } else { | |
| 160 tty->print_cr("PREFETCH %d, one line", AllocatePrefetchDistance); | |
| 161 } | |
| 162 } | |
| 163 if (PrefetchCopyIntervalInBytes > 0) { | |
| 164 tty->print_cr("PrefetchCopyIntervalInBytes %d", PrefetchCopyIntervalInBytes); | |
| 165 } | |
| 166 if (PrefetchScanIntervalInBytes > 0) { | |
| 167 tty->print_cr("PrefetchScanIntervalInBytes %d", PrefetchScanIntervalInBytes); | |
| 168 } | |
| 169 if (PrefetchFieldsAhead > 0) { | |
| 170 tty->print_cr("PrefetchFieldsAhead %d", PrefetchFieldsAhead); | |
| 171 } | |
| 172 } | |
| 173 #endif // PRODUCT | |
| 174 } | |
| 175 | |
| 176 void VM_Version::print_features() { | |
| 177 tty->print_cr("Version:%s", cpu_features()); | |
| 178 } | |
| 179 | |
| 180 int VM_Version::determine_features() { | |
| 181 if (UseV8InstrsOnly) { | |
| 182 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-V8");) | |
| 183 return generic_v8_m; | |
| 184 } | |
| 185 | |
| 186 int features = platform_features(unknown_m); // platform_features() is os_arch specific | |
| 187 | |
| 188 if (features == unknown_m) { | |
| 189 features = generic_v9_m; | |
| 190 warning("Cannot recognize SPARC version. Default to V9"); | |
| 191 } | |
| 192 | |
| 193 if (UseNiagaraInstrs) { | |
| 194 if (is_niagara1(features)) { | |
| 195 // Happy to accomodate... | |
| 196 } else { | |
| 197 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Niagara");) | |
| 198 features = niagara1_m; | |
| 199 } | |
| 200 } else { | |
| 201 if (is_niagara1(features) && !FLAG_IS_DEFAULT(UseNiagaraInstrs)) { | |
| 202 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Not-Niagara");) | |
| 203 features &= ~niagara1_unique_m; | |
| 204 } else { | |
| 205 // Happy to accomodate... | |
| 206 } | |
| 207 } | |
| 208 | |
| 209 return features; | |
| 210 } | |
| 211 | |
| 212 static int saved_features = 0; | |
| 213 | |
| 214 void VM_Version::allow_all() { | |
| 215 saved_features = _features; | |
| 216 _features = all_features_m; | |
| 217 } | |
| 218 | |
| 219 void VM_Version::revert() { | |
| 220 _features = saved_features; | |
| 221 } | |
|
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
222 |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
223 unsigned int VM_Version::calc_parallel_worker_threads() { |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
224 unsigned int result; |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
225 if (is_niagara1_plus()) { |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
226 result = nof_parallel_worker_threads(5, 16, 8); |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
227 } else { |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
228 result = nof_parallel_worker_threads(5, 8, 8); |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
229 } |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
230 return result; |
|
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
231 } |