annotate src/cpu/x86/vm/sharedRuntime_x86_32.cpp @ 22639:5d6bb2cb3b9d

Add new flags to jdk.internal.jvmci.amd64.AMD64.CPUFeature
author twisti
date Wed, 30 Sep 2015 11:29:19 +0200
parents c2c971a9776f
children ba7846fcb814
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
14223
de6a9e811145 8029233: Update copyright year to match last edit in jdk8 hotspot repository for 2013
mikael
parents: 13384
diff changeset
2 * Copyright (c) 2003, 2013, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
25 #include "precompiled.hpp"
7199
cd3d6a6b95d9 8003240: x86: move MacroAssembler into separate file
twisti
parents: 6940
diff changeset
26 #include "asm/macroAssembler.hpp"
cd3d6a6b95d9 8003240: x86: move MacroAssembler into separate file
twisti
parents: 6940
diff changeset
27 #include "asm/macroAssembler.inline.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
28 #include "code/debugInfoRec.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
29 #include "code/icBuffer.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
30 #include "code/vtableStubs.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
31 #include "interpreter/interpreter.hpp"
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
32 #include "oops/compiledICHolder.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
33 #include "prims/jvmtiRedefineClassesTrace.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
34 #include "runtime/sharedRuntime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
35 #include "runtime/vframeArray.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
36 #include "vmreg_x86.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
37 #ifdef COMPILER1
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
38 #include "c1/c1_Runtime1.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
39 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
40 #ifdef COMPILER2
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
41 #include "opto/runtime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1552
diff changeset
42 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
43
a61af66fc99e Initial load
duke
parents:
diff changeset
44 #define __ masm->
a61af66fc99e Initial load
duke
parents:
diff changeset
45
524
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 512
diff changeset
46 const int StackAlignmentInSlots = StackAlignmentInBytes / VMRegImpl::stack_slot_size;
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 512
diff changeset
47
0
a61af66fc99e Initial load
duke
parents:
diff changeset
48 class RegisterSaver {
a61af66fc99e Initial load
duke
parents:
diff changeset
49 // Capture info about frame layout
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
50 #define DEF_XMM_OFFS(regnum) xmm ## regnum ## _off = xmm_off + (regnum)*16/BytesPerInt, xmm ## regnum ## H_off
0
a61af66fc99e Initial load
duke
parents:
diff changeset
51 enum layout {
a61af66fc99e Initial load
duke
parents:
diff changeset
52 fpu_state_off = 0,
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
53 fpu_state_end = fpu_state_off+FPUStateSizeInWords,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
54 st0_off, st0H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
55 st1_off, st1H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
56 st2_off, st2H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
57 st3_off, st3H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
58 st4_off, st4H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
59 st5_off, st5H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
60 st6_off, st6H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
61 st7_off, st7H_off,
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
62 xmm_off,
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
63 DEF_XMM_OFFS(0),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
64 DEF_XMM_OFFS(1),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
65 DEF_XMM_OFFS(2),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
66 DEF_XMM_OFFS(3),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
67 DEF_XMM_OFFS(4),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
68 DEF_XMM_OFFS(5),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
69 DEF_XMM_OFFS(6),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
70 DEF_XMM_OFFS(7),
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
71 flags_off = xmm7_off + 16/BytesPerInt + 1, // 16-byte stack alignment fill word
0
a61af66fc99e Initial load
duke
parents:
diff changeset
72 rdi_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
73 rsi_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
74 ignore_off, // extra copy of rbp,
a61af66fc99e Initial load
duke
parents:
diff changeset
75 rsp_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
76 rbx_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
77 rdx_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
78 rcx_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
79 rax_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
80 // The frame sender code expects that rbp will be in the "natural" place and
a61af66fc99e Initial load
duke
parents:
diff changeset
81 // will override any oopMap setting for it. We must therefore force the layout
a61af66fc99e Initial load
duke
parents:
diff changeset
82 // so that it agrees with the frame sender code.
a61af66fc99e Initial load
duke
parents:
diff changeset
83 rbp_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
84 return_off, // slot for return address
a61af66fc99e Initial load
duke
parents:
diff changeset
85 reg_save_size };
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
86 enum { FPU_regs_live = flags_off - fpu_state_end };
0
a61af66fc99e Initial load
duke
parents:
diff changeset
87
a61af66fc99e Initial load
duke
parents:
diff changeset
88 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
89
a61af66fc99e Initial load
duke
parents:
diff changeset
90 static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words,
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
91 int* total_frame_words, bool verify_fpu = true, bool save_vectors = false);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
92 static void restore_live_registers(MacroAssembler* masm, bool restore_vectors = false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
93
a61af66fc99e Initial load
duke
parents:
diff changeset
94 static int rax_offset() { return rax_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
95 static int rbx_offset() { return rbx_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
96
a61af66fc99e Initial load
duke
parents:
diff changeset
97 // Offsets into the register save area
a61af66fc99e Initial load
duke
parents:
diff changeset
98 // Used by deoptimization when it is managing result register
a61af66fc99e Initial load
duke
parents:
diff changeset
99 // values on its own
a61af66fc99e Initial load
duke
parents:
diff changeset
100
a61af66fc99e Initial load
duke
parents:
diff changeset
101 static int raxOffset(void) { return rax_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
102 static int rdxOffset(void) { return rdx_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
103 static int rbxOffset(void) { return rbx_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
104 static int xmm0Offset(void) { return xmm0_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
105 // This really returns a slot in the fp save area, which one is not important
a61af66fc99e Initial load
duke
parents:
diff changeset
106 static int fpResultOffset(void) { return st0_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
107
a61af66fc99e Initial load
duke
parents:
diff changeset
108 // During deoptimization only the result register need to be restored
a61af66fc99e Initial load
duke
parents:
diff changeset
109 // all the other values have already been extracted.
a61af66fc99e Initial load
duke
parents:
diff changeset
110
a61af66fc99e Initial load
duke
parents:
diff changeset
111 static void restore_result_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
112
a61af66fc99e Initial load
duke
parents:
diff changeset
113 };
a61af66fc99e Initial load
duke
parents:
diff changeset
114
a61af66fc99e Initial load
duke
parents:
diff changeset
115 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words,
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
116 int* total_frame_words, bool verify_fpu, bool save_vectors) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
117 int vect_words = 0;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
118 #ifdef COMPILER2
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
119 if (save_vectors) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
120 assert(UseAVX > 0, "256bit vectors are supported only with AVX");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
121 assert(MaxVectorSize == 32, "only 256bit vectors are supported now");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
122 // Save upper half of YMM registes
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
123 vect_words = 8 * 16 / wordSize;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
124 additional_frame_words += vect_words;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
125 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
126 #else
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
127 assert(!save_vectors, "vectors are generated only by C2");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
128 #endif
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
129 int frame_size_in_bytes = (reg_save_size + additional_frame_words) * wordSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
130 int frame_words = frame_size_in_bytes / wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
131 *total_frame_words = frame_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
132
a61af66fc99e Initial load
duke
parents:
diff changeset
133 assert(FPUStateSizeInWords == 27, "update stack layout");
a61af66fc99e Initial load
duke
parents:
diff changeset
134
a61af66fc99e Initial load
duke
parents:
diff changeset
135 // save registers, fpu state, and flags
a61af66fc99e Initial load
duke
parents:
diff changeset
136 // We assume caller has already has return address slot on the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
137 // We push epb twice in this sequence because we want the real rbp,
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
138 // to be under the return like a normal enter and we want to use pusha
0
a61af66fc99e Initial load
duke
parents:
diff changeset
139 // We push by hand instead of pusing push
a61af66fc99e Initial load
duke
parents:
diff changeset
140 __ enter();
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
141 __ pusha();
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
142 __ pushf();
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
143 __ subptr(rsp,FPU_regs_live*wordSize); // Push FPU registers space
0
a61af66fc99e Initial load
duke
parents:
diff changeset
144 __ push_FPU_state(); // Save FPU state & init
a61af66fc99e Initial load
duke
parents:
diff changeset
145
a61af66fc99e Initial load
duke
parents:
diff changeset
146 if (verify_fpu) {
a61af66fc99e Initial load
duke
parents:
diff changeset
147 // Some stubs may have non standard FPU control word settings so
a61af66fc99e Initial load
duke
parents:
diff changeset
148 // only check and reset the value when it required to be the
a61af66fc99e Initial load
duke
parents:
diff changeset
149 // standard value. The safepoint blob in particular can be used
a61af66fc99e Initial load
duke
parents:
diff changeset
150 // in methods which are using the 24 bit control word for
a61af66fc99e Initial load
duke
parents:
diff changeset
151 // optimized float math.
a61af66fc99e Initial load
duke
parents:
diff changeset
152
a61af66fc99e Initial load
duke
parents:
diff changeset
153 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
154 // Make sure the control word has the expected value
a61af66fc99e Initial load
duke
parents:
diff changeset
155 Label ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
156 __ cmpw(Address(rsp, 0), StubRoutines::fpu_cntrl_wrd_std());
a61af66fc99e Initial load
duke
parents:
diff changeset
157 __ jccb(Assembler::equal, ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
158 __ stop("corrupted control word detected");
a61af66fc99e Initial load
duke
parents:
diff changeset
159 __ bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
160 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
161
a61af66fc99e Initial load
duke
parents:
diff changeset
162 // Reset the control word to guard against exceptions being unmasked
a61af66fc99e Initial load
duke
parents:
diff changeset
163 // since fstp_d can cause FPU stack underflow exceptions. Write it
a61af66fc99e Initial load
duke
parents:
diff changeset
164 // into the on stack copy and then reload that to make sure that the
a61af66fc99e Initial load
duke
parents:
diff changeset
165 // current and future values are correct.
a61af66fc99e Initial load
duke
parents:
diff changeset
166 __ movw(Address(rsp, 0), StubRoutines::fpu_cntrl_wrd_std());
a61af66fc99e Initial load
duke
parents:
diff changeset
167 }
a61af66fc99e Initial load
duke
parents:
diff changeset
168
a61af66fc99e Initial load
duke
parents:
diff changeset
169 __ frstor(Address(rsp, 0));
a61af66fc99e Initial load
duke
parents:
diff changeset
170 if (!verify_fpu) {
a61af66fc99e Initial load
duke
parents:
diff changeset
171 // Set the control word so that exceptions are masked for the
a61af66fc99e Initial load
duke
parents:
diff changeset
172 // following code.
a61af66fc99e Initial load
duke
parents:
diff changeset
173 __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
a61af66fc99e Initial load
duke
parents:
diff changeset
174 }
a61af66fc99e Initial load
duke
parents:
diff changeset
175
a61af66fc99e Initial load
duke
parents:
diff changeset
176 // Save the FPU registers in de-opt-able form
a61af66fc99e Initial load
duke
parents:
diff changeset
177
a61af66fc99e Initial load
duke
parents:
diff changeset
178 __ fstp_d(Address(rsp, st0_off*wordSize)); // st(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
179 __ fstp_d(Address(rsp, st1_off*wordSize)); // st(1)
a61af66fc99e Initial load
duke
parents:
diff changeset
180 __ fstp_d(Address(rsp, st2_off*wordSize)); // st(2)
a61af66fc99e Initial load
duke
parents:
diff changeset
181 __ fstp_d(Address(rsp, st3_off*wordSize)); // st(3)
a61af66fc99e Initial load
duke
parents:
diff changeset
182 __ fstp_d(Address(rsp, st4_off*wordSize)); // st(4)
a61af66fc99e Initial load
duke
parents:
diff changeset
183 __ fstp_d(Address(rsp, st5_off*wordSize)); // st(5)
a61af66fc99e Initial load
duke
parents:
diff changeset
184 __ fstp_d(Address(rsp, st6_off*wordSize)); // st(6)
a61af66fc99e Initial load
duke
parents:
diff changeset
185 __ fstp_d(Address(rsp, st7_off*wordSize)); // st(7)
a61af66fc99e Initial load
duke
parents:
diff changeset
186
a61af66fc99e Initial load
duke
parents:
diff changeset
187 if( UseSSE == 1 ) { // Save the XMM state
a61af66fc99e Initial load
duke
parents:
diff changeset
188 __ movflt(Address(rsp,xmm0_off*wordSize),xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
189 __ movflt(Address(rsp,xmm1_off*wordSize),xmm1);
a61af66fc99e Initial load
duke
parents:
diff changeset
190 __ movflt(Address(rsp,xmm2_off*wordSize),xmm2);
a61af66fc99e Initial load
duke
parents:
diff changeset
191 __ movflt(Address(rsp,xmm3_off*wordSize),xmm3);
a61af66fc99e Initial load
duke
parents:
diff changeset
192 __ movflt(Address(rsp,xmm4_off*wordSize),xmm4);
a61af66fc99e Initial load
duke
parents:
diff changeset
193 __ movflt(Address(rsp,xmm5_off*wordSize),xmm5);
a61af66fc99e Initial load
duke
parents:
diff changeset
194 __ movflt(Address(rsp,xmm6_off*wordSize),xmm6);
a61af66fc99e Initial load
duke
parents:
diff changeset
195 __ movflt(Address(rsp,xmm7_off*wordSize),xmm7);
a61af66fc99e Initial load
duke
parents:
diff changeset
196 } else if( UseSSE >= 2 ) {
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
197 // Save whole 128bit (16 bytes) XMM regiters
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
198 __ movdqu(Address(rsp,xmm0_off*wordSize),xmm0);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
199 __ movdqu(Address(rsp,xmm1_off*wordSize),xmm1);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
200 __ movdqu(Address(rsp,xmm2_off*wordSize),xmm2);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
201 __ movdqu(Address(rsp,xmm3_off*wordSize),xmm3);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
202 __ movdqu(Address(rsp,xmm4_off*wordSize),xmm4);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
203 __ movdqu(Address(rsp,xmm5_off*wordSize),xmm5);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
204 __ movdqu(Address(rsp,xmm6_off*wordSize),xmm6);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
205 __ movdqu(Address(rsp,xmm7_off*wordSize),xmm7);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
206 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
207
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
208 if (vect_words > 0) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
209 assert(vect_words*wordSize == 128, "");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
210 __ subptr(rsp, 128); // Save upper half of YMM registes
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
211 __ vextractf128h(Address(rsp, 0),xmm0);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
212 __ vextractf128h(Address(rsp, 16),xmm1);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
213 __ vextractf128h(Address(rsp, 32),xmm2);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
214 __ vextractf128h(Address(rsp, 48),xmm3);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
215 __ vextractf128h(Address(rsp, 64),xmm4);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
216 __ vextractf128h(Address(rsp, 80),xmm5);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
217 __ vextractf128h(Address(rsp, 96),xmm6);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
218 __ vextractf128h(Address(rsp,112),xmm7);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
219 }
a61af66fc99e Initial load
duke
parents:
diff changeset
220
a61af66fc99e Initial load
duke
parents:
diff changeset
221 // Set an oopmap for the call site. This oopmap will map all
a61af66fc99e Initial load
duke
parents:
diff changeset
222 // oop-registers and debug-info registers as callee-saved. This
a61af66fc99e Initial load
duke
parents:
diff changeset
223 // will allow deoptimization at this safepoint to find all possible
a61af66fc99e Initial load
duke
parents:
diff changeset
224 // debug-info recordings, as well as let GC find all oops.
a61af66fc99e Initial load
duke
parents:
diff changeset
225
a61af66fc99e Initial load
duke
parents:
diff changeset
226 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
227 OopMap* map = new OopMap( frame_words, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
228
a61af66fc99e Initial load
duke
parents:
diff changeset
229 #define STACK_OFFSET(x) VMRegImpl::stack2reg((x) + additional_frame_words)
a61af66fc99e Initial load
duke
parents:
diff changeset
230
a61af66fc99e Initial load
duke
parents:
diff changeset
231 map->set_callee_saved(STACK_OFFSET( rax_off), rax->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
232 map->set_callee_saved(STACK_OFFSET( rcx_off), rcx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
233 map->set_callee_saved(STACK_OFFSET( rdx_off), rdx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
234 map->set_callee_saved(STACK_OFFSET( rbx_off), rbx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
235 // rbp, location is known implicitly, no oopMap
a61af66fc99e Initial load
duke
parents:
diff changeset
236 map->set_callee_saved(STACK_OFFSET( rsi_off), rsi->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
237 map->set_callee_saved(STACK_OFFSET( rdi_off), rdi->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
238 map->set_callee_saved(STACK_OFFSET(st0_off), as_FloatRegister(0)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
239 map->set_callee_saved(STACK_OFFSET(st1_off), as_FloatRegister(1)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
240 map->set_callee_saved(STACK_OFFSET(st2_off), as_FloatRegister(2)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
241 map->set_callee_saved(STACK_OFFSET(st3_off), as_FloatRegister(3)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
242 map->set_callee_saved(STACK_OFFSET(st4_off), as_FloatRegister(4)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
243 map->set_callee_saved(STACK_OFFSET(st5_off), as_FloatRegister(5)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
244 map->set_callee_saved(STACK_OFFSET(st6_off), as_FloatRegister(6)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
245 map->set_callee_saved(STACK_OFFSET(st7_off), as_FloatRegister(7)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
246 map->set_callee_saved(STACK_OFFSET(xmm0_off), xmm0->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
247 map->set_callee_saved(STACK_OFFSET(xmm1_off), xmm1->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
248 map->set_callee_saved(STACK_OFFSET(xmm2_off), xmm2->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
249 map->set_callee_saved(STACK_OFFSET(xmm3_off), xmm3->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
250 map->set_callee_saved(STACK_OFFSET(xmm4_off), xmm4->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
251 map->set_callee_saved(STACK_OFFSET(xmm5_off), xmm5->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
252 map->set_callee_saved(STACK_OFFSET(xmm6_off), xmm6->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
253 map->set_callee_saved(STACK_OFFSET(xmm7_off), xmm7->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
254 // %%% This is really a waste but we'll keep things as they were for now
a61af66fc99e Initial load
duke
parents:
diff changeset
255 if (true) {
a61af66fc99e Initial load
duke
parents:
diff changeset
256 #define NEXTREG(x) (x)->as_VMReg()->next()
a61af66fc99e Initial load
duke
parents:
diff changeset
257 map->set_callee_saved(STACK_OFFSET(st0H_off), NEXTREG(as_FloatRegister(0)));
a61af66fc99e Initial load
duke
parents:
diff changeset
258 map->set_callee_saved(STACK_OFFSET(st1H_off), NEXTREG(as_FloatRegister(1)));
a61af66fc99e Initial load
duke
parents:
diff changeset
259 map->set_callee_saved(STACK_OFFSET(st2H_off), NEXTREG(as_FloatRegister(2)));
a61af66fc99e Initial load
duke
parents:
diff changeset
260 map->set_callee_saved(STACK_OFFSET(st3H_off), NEXTREG(as_FloatRegister(3)));
a61af66fc99e Initial load
duke
parents:
diff changeset
261 map->set_callee_saved(STACK_OFFSET(st4H_off), NEXTREG(as_FloatRegister(4)));
a61af66fc99e Initial load
duke
parents:
diff changeset
262 map->set_callee_saved(STACK_OFFSET(st5H_off), NEXTREG(as_FloatRegister(5)));
a61af66fc99e Initial load
duke
parents:
diff changeset
263 map->set_callee_saved(STACK_OFFSET(st6H_off), NEXTREG(as_FloatRegister(6)));
a61af66fc99e Initial load
duke
parents:
diff changeset
264 map->set_callee_saved(STACK_OFFSET(st7H_off), NEXTREG(as_FloatRegister(7)));
a61af66fc99e Initial load
duke
parents:
diff changeset
265 map->set_callee_saved(STACK_OFFSET(xmm0H_off), NEXTREG(xmm0));
a61af66fc99e Initial load
duke
parents:
diff changeset
266 map->set_callee_saved(STACK_OFFSET(xmm1H_off), NEXTREG(xmm1));
a61af66fc99e Initial load
duke
parents:
diff changeset
267 map->set_callee_saved(STACK_OFFSET(xmm2H_off), NEXTREG(xmm2));
a61af66fc99e Initial load
duke
parents:
diff changeset
268 map->set_callee_saved(STACK_OFFSET(xmm3H_off), NEXTREG(xmm3));
a61af66fc99e Initial load
duke
parents:
diff changeset
269 map->set_callee_saved(STACK_OFFSET(xmm4H_off), NEXTREG(xmm4));
a61af66fc99e Initial load
duke
parents:
diff changeset
270 map->set_callee_saved(STACK_OFFSET(xmm5H_off), NEXTREG(xmm5));
a61af66fc99e Initial load
duke
parents:
diff changeset
271 map->set_callee_saved(STACK_OFFSET(xmm6H_off), NEXTREG(xmm6));
a61af66fc99e Initial load
duke
parents:
diff changeset
272 map->set_callee_saved(STACK_OFFSET(xmm7H_off), NEXTREG(xmm7));
a61af66fc99e Initial load
duke
parents:
diff changeset
273 #undef NEXTREG
a61af66fc99e Initial load
duke
parents:
diff changeset
274 #undef STACK_OFFSET
a61af66fc99e Initial load
duke
parents:
diff changeset
275 }
a61af66fc99e Initial load
duke
parents:
diff changeset
276
a61af66fc99e Initial load
duke
parents:
diff changeset
277 return map;
a61af66fc99e Initial load
duke
parents:
diff changeset
278
a61af66fc99e Initial load
duke
parents:
diff changeset
279 }
a61af66fc99e Initial load
duke
parents:
diff changeset
280
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
281 void RegisterSaver::restore_live_registers(MacroAssembler* masm, bool restore_vectors) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
282 // Recover XMM & FPU state
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
283 int additional_frame_bytes = 0;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
284 #ifdef COMPILER2
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
285 if (restore_vectors) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
286 assert(UseAVX > 0, "256bit vectors are supported only with AVX");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
287 assert(MaxVectorSize == 32, "only 256bit vectors are supported now");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
288 additional_frame_bytes = 128;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
289 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
290 #else
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
291 assert(!restore_vectors, "vectors are generated only by C2");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
292 #endif
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
293 if (UseSSE == 1) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
294 assert(additional_frame_bytes == 0, "");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
295 __ movflt(xmm0,Address(rsp,xmm0_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
296 __ movflt(xmm1,Address(rsp,xmm1_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
297 __ movflt(xmm2,Address(rsp,xmm2_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
298 __ movflt(xmm3,Address(rsp,xmm3_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
299 __ movflt(xmm4,Address(rsp,xmm4_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
300 __ movflt(xmm5,Address(rsp,xmm5_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
301 __ movflt(xmm6,Address(rsp,xmm6_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
302 __ movflt(xmm7,Address(rsp,xmm7_off*wordSize));
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
303 } else if (UseSSE >= 2) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
304 #define STACK_ADDRESS(x) Address(rsp,(x)*wordSize + additional_frame_bytes)
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
305 __ movdqu(xmm0,STACK_ADDRESS(xmm0_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
306 __ movdqu(xmm1,STACK_ADDRESS(xmm1_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
307 __ movdqu(xmm2,STACK_ADDRESS(xmm2_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
308 __ movdqu(xmm3,STACK_ADDRESS(xmm3_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
309 __ movdqu(xmm4,STACK_ADDRESS(xmm4_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
310 __ movdqu(xmm5,STACK_ADDRESS(xmm5_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
311 __ movdqu(xmm6,STACK_ADDRESS(xmm6_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
312 __ movdqu(xmm7,STACK_ADDRESS(xmm7_off));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
313 #undef STACK_ADDRESS
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
314 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
315 if (restore_vectors) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
316 // Restore upper half of YMM registes.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
317 assert(additional_frame_bytes == 128, "");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
318 __ vinsertf128h(xmm0, Address(rsp, 0));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
319 __ vinsertf128h(xmm1, Address(rsp, 16));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
320 __ vinsertf128h(xmm2, Address(rsp, 32));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
321 __ vinsertf128h(xmm3, Address(rsp, 48));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
322 __ vinsertf128h(xmm4, Address(rsp, 64));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
323 __ vinsertf128h(xmm5, Address(rsp, 80));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
324 __ vinsertf128h(xmm6, Address(rsp, 96));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
325 __ vinsertf128h(xmm7, Address(rsp,112));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
326 __ addptr(rsp, additional_frame_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
327 }
a61af66fc99e Initial load
duke
parents:
diff changeset
328 __ pop_FPU_state();
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
329 __ addptr(rsp, FPU_regs_live*wordSize); // Pop FPU registers
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
330
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
331 __ popf();
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
332 __ popa();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
333 // Get the rbp, described implicitly by the frame sender code (no oopMap)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
334 __ pop(rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
335
a61af66fc99e Initial load
duke
parents:
diff changeset
336 }
a61af66fc99e Initial load
duke
parents:
diff changeset
337
a61af66fc99e Initial load
duke
parents:
diff changeset
338 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
339
a61af66fc99e Initial load
duke
parents:
diff changeset
340 // Just restore result register. Only used by deoptimization. By
a61af66fc99e Initial load
duke
parents:
diff changeset
341 // now any callee save register that needs to be restore to a c2
a61af66fc99e Initial load
duke
parents:
diff changeset
342 // caller of the deoptee has been extracted into the vframeArray
a61af66fc99e Initial load
duke
parents:
diff changeset
343 // and will be stuffed into the c2i adapter we create for later
a61af66fc99e Initial load
duke
parents:
diff changeset
344 // restoration so only result registers need to be restored here.
a61af66fc99e Initial load
duke
parents:
diff changeset
345 //
a61af66fc99e Initial load
duke
parents:
diff changeset
346
a61af66fc99e Initial load
duke
parents:
diff changeset
347 __ frstor(Address(rsp, 0)); // Restore fpu state
a61af66fc99e Initial load
duke
parents:
diff changeset
348
a61af66fc99e Initial load
duke
parents:
diff changeset
349 // Recover XMM & FPU state
a61af66fc99e Initial load
duke
parents:
diff changeset
350 if( UseSSE == 1 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
351 __ movflt(xmm0, Address(rsp, xmm0_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
352 } else if( UseSSE >= 2 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
353 __ movdbl(xmm0, Address(rsp, xmm0_off*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
354 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
355 __ movptr(rax, Address(rsp, rax_off*wordSize));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
356 __ movptr(rdx, Address(rsp, rdx_off*wordSize));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
357 // Pop all of the register save are off the stack except the return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
358 __ addptr(rsp, return_off * wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
359 }
a61af66fc99e Initial load
duke
parents:
diff changeset
360
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
361 // Is vector's size (in bytes) bigger than a size saved by default?
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
362 // 16 bytes XMM registers are saved by default using SSE2 movdqu instructions.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
363 // Note, MaxVectorSize == 0 with UseSSE < 2 and vectors are not generated.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
364 bool SharedRuntime::is_wide_vector(int size) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
365 return size > 16;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
366 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
367
0
a61af66fc99e Initial load
duke
parents:
diff changeset
368 // The java_calling_convention describes stack locations as ideal slots on
a61af66fc99e Initial load
duke
parents:
diff changeset
369 // a frame with no abi restrictions. Since we must observe abi restrictions
a61af66fc99e Initial load
duke
parents:
diff changeset
370 // (like the placement of the register window) the slots must be biased by
a61af66fc99e Initial load
duke
parents:
diff changeset
371 // the following value.
a61af66fc99e Initial load
duke
parents:
diff changeset
372 static int reg2offset_in(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
373 // Account for saved rbp, and return address
a61af66fc99e Initial load
duke
parents:
diff changeset
374 // This should really be in_preserve_stack_slots
a61af66fc99e Initial load
duke
parents:
diff changeset
375 return (r->reg2stack() + 2) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
376 }
a61af66fc99e Initial load
duke
parents:
diff changeset
377
a61af66fc99e Initial load
duke
parents:
diff changeset
378 static int reg2offset_out(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
379 return (r->reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
380 }
a61af66fc99e Initial load
duke
parents:
diff changeset
381
a61af66fc99e Initial load
duke
parents:
diff changeset
382 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
383 // Read the array of BasicTypes from a signature, and compute where the
a61af66fc99e Initial load
duke
parents:
diff changeset
384 // arguments should go. Values in the VMRegPair regs array refer to 4-byte
a61af66fc99e Initial load
duke
parents:
diff changeset
385 // quantities. Values less than SharedInfo::stack0 are registers, those above
a61af66fc99e Initial load
duke
parents:
diff changeset
386 // refer to 4-byte stack slots. All stack slots are based off of the stack pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
387 // as framesizes are fixed.
a61af66fc99e Initial load
duke
parents:
diff changeset
388 // VMRegImpl::stack0 refers to the first slot 0(sp).
a61af66fc99e Initial load
duke
parents:
diff changeset
389 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher. Register
a61af66fc99e Initial load
duke
parents:
diff changeset
390 // up to RegisterImpl::number_of_registers) are the 32-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
391 // integer registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
392
a61af66fc99e Initial load
duke
parents:
diff changeset
393 // Pass first two oop/int args in registers ECX and EDX.
a61af66fc99e Initial load
duke
parents:
diff changeset
394 // Pass first two float/double args in registers XMM0 and XMM1.
a61af66fc99e Initial load
duke
parents:
diff changeset
395 // Doubles have precedence, so if you pass a mix of floats and doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
396 // the doubles will grab the registers before the floats will.
a61af66fc99e Initial load
duke
parents:
diff changeset
397
a61af66fc99e Initial load
duke
parents:
diff changeset
398 // Note: the INPUTS in sig_bt are in units of Java argument words, which are
a61af66fc99e Initial load
duke
parents:
diff changeset
399 // either 32-bit or 64-bit depending on the build. The OUTPUTS are in 32-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
400 // units regardless of build. Of course for i486 there is no 64 bit build
a61af66fc99e Initial load
duke
parents:
diff changeset
401
a61af66fc99e Initial load
duke
parents:
diff changeset
402
a61af66fc99e Initial load
duke
parents:
diff changeset
403 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
404 // The compiled Java calling convention.
a61af66fc99e Initial load
duke
parents:
diff changeset
405 // Pass first two oop/int args in registers ECX and EDX.
a61af66fc99e Initial load
duke
parents:
diff changeset
406 // Pass first two float/double args in registers XMM0 and XMM1.
a61af66fc99e Initial load
duke
parents:
diff changeset
407 // Doubles have precedence, so if you pass a mix of floats and doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
408 // the doubles will grab the registers before the floats will.
a61af66fc99e Initial load
duke
parents:
diff changeset
409 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
410 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
411 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
412 int is_outgoing) {
a61af66fc99e Initial load
duke
parents:
diff changeset
413 uint stack = 0; // Starting stack position for args on stack
a61af66fc99e Initial load
duke
parents:
diff changeset
414
a61af66fc99e Initial load
duke
parents:
diff changeset
415
a61af66fc99e Initial load
duke
parents:
diff changeset
416 // Pass first two oop/int args in registers ECX and EDX.
a61af66fc99e Initial load
duke
parents:
diff changeset
417 uint reg_arg0 = 9999;
a61af66fc99e Initial load
duke
parents:
diff changeset
418 uint reg_arg1 = 9999;
a61af66fc99e Initial load
duke
parents:
diff changeset
419
a61af66fc99e Initial load
duke
parents:
diff changeset
420 // Pass first two float/double args in registers XMM0 and XMM1.
a61af66fc99e Initial load
duke
parents:
diff changeset
421 // Doubles have precedence, so if you pass a mix of floats and doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
422 // the doubles will grab the registers before the floats will.
a61af66fc99e Initial load
duke
parents:
diff changeset
423 // CNC - TURNED OFF FOR non-SSE.
a61af66fc99e Initial load
duke
parents:
diff changeset
424 // On Intel we have to round all doubles (and most floats) at
a61af66fc99e Initial load
duke
parents:
diff changeset
425 // call sites by storing to the stack in any case.
a61af66fc99e Initial load
duke
parents:
diff changeset
426 // UseSSE=0 ==> Don't Use ==> 9999+0
a61af66fc99e Initial load
duke
parents:
diff changeset
427 // UseSSE=1 ==> Floats only ==> 9999+1
a61af66fc99e Initial load
duke
parents:
diff changeset
428 // UseSSE>=2 ==> Floats or doubles ==> 9999+2
a61af66fc99e Initial load
duke
parents:
diff changeset
429 enum { fltarg_dontuse = 9999+0, fltarg_float_only = 9999+1, fltarg_flt_dbl = 9999+2 };
a61af66fc99e Initial load
duke
parents:
diff changeset
430 uint fargs = (UseSSE>=2) ? 2 : UseSSE;
a61af66fc99e Initial load
duke
parents:
diff changeset
431 uint freg_arg0 = 9999+fargs;
a61af66fc99e Initial load
duke
parents:
diff changeset
432 uint freg_arg1 = 9999+fargs;
a61af66fc99e Initial load
duke
parents:
diff changeset
433
a61af66fc99e Initial load
duke
parents:
diff changeset
434 // Pass doubles & longs aligned on the stack. First count stack slots for doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
435 int i;
a61af66fc99e Initial load
duke
parents:
diff changeset
436 for( i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
437 if( sig_bt[i] == T_DOUBLE ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
438 // first 2 doubles go in registers
a61af66fc99e Initial load
duke
parents:
diff changeset
439 if( freg_arg0 == fltarg_flt_dbl ) freg_arg0 = i;
a61af66fc99e Initial load
duke
parents:
diff changeset
440 else if( freg_arg1 == fltarg_flt_dbl ) freg_arg1 = i;
a61af66fc99e Initial load
duke
parents:
diff changeset
441 else // Else double is passed low on the stack to be aligned.
a61af66fc99e Initial load
duke
parents:
diff changeset
442 stack += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
443 } else if( sig_bt[i] == T_LONG ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
444 stack += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
445 }
a61af66fc99e Initial load
duke
parents:
diff changeset
446 }
a61af66fc99e Initial load
duke
parents:
diff changeset
447 int dstack = 0; // Separate counter for placing doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
448
a61af66fc99e Initial load
duke
parents:
diff changeset
449 // Now pick where all else goes.
a61af66fc99e Initial load
duke
parents:
diff changeset
450 for( i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
451 // From the type and the argument number (count) compute the location
a61af66fc99e Initial load
duke
parents:
diff changeset
452 switch( sig_bt[i] ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
453 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
454 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
455 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
456 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
457 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
458 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
459 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
460 case T_ADDRESS:
a61af66fc99e Initial load
duke
parents:
diff changeset
461 if( reg_arg0 == 9999 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
462 reg_arg0 = i;
a61af66fc99e Initial load
duke
parents:
diff changeset
463 regs[i].set1(rcx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
464 } else if( reg_arg1 == 9999 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
465 reg_arg1 = i;
a61af66fc99e Initial load
duke
parents:
diff changeset
466 regs[i].set1(rdx->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
467 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
468 regs[i].set1(VMRegImpl::stack2reg(stack++));
a61af66fc99e Initial load
duke
parents:
diff changeset
469 }
a61af66fc99e Initial load
duke
parents:
diff changeset
470 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
471 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
472 if( freg_arg0 == fltarg_flt_dbl || freg_arg0 == fltarg_float_only ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
473 freg_arg0 = i;
a61af66fc99e Initial load
duke
parents:
diff changeset
474 regs[i].set1(xmm0->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
475 } else if( freg_arg1 == fltarg_flt_dbl || freg_arg1 == fltarg_float_only ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
476 freg_arg1 = i;
a61af66fc99e Initial load
duke
parents:
diff changeset
477 regs[i].set1(xmm1->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
478 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
479 regs[i].set1(VMRegImpl::stack2reg(stack++));
a61af66fc99e Initial load
duke
parents:
diff changeset
480 }
a61af66fc99e Initial load
duke
parents:
diff changeset
481 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
482 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
483 assert(sig_bt[i+1] == T_VOID, "missing Half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
484 regs[i].set2(VMRegImpl::stack2reg(dstack));
a61af66fc99e Initial load
duke
parents:
diff changeset
485 dstack += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
486 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
487 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
488 assert(sig_bt[i+1] == T_VOID, "missing Half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
489 if( freg_arg0 == (uint)i ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
490 regs[i].set2(xmm0->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
491 } else if( freg_arg1 == (uint)i ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
492 regs[i].set2(xmm1->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
493 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
494 regs[i].set2(VMRegImpl::stack2reg(dstack));
a61af66fc99e Initial load
duke
parents:
diff changeset
495 dstack += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
497 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
498 case T_VOID: regs[i].set_bad(); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
499 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
500 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
501 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
502 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
503 }
a61af66fc99e Initial load
duke
parents:
diff changeset
504 }
a61af66fc99e Initial load
duke
parents:
diff changeset
505
a61af66fc99e Initial load
duke
parents:
diff changeset
506 // return value can be odd number of VMRegImpl stack slots make multiple of 2
a61af66fc99e Initial load
duke
parents:
diff changeset
507 return round_to(stack, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
508 }
a61af66fc99e Initial load
duke
parents:
diff changeset
509
a61af66fc99e Initial load
duke
parents:
diff changeset
510 // Patch the callers callsite with entry to compiled code if it exists.
a61af66fc99e Initial load
duke
parents:
diff changeset
511 static void patch_callers_callsite(MacroAssembler *masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
512 Label L;
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
513 __ cmpptr(Address(rbx, in_bytes(Method::code_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
514 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
515 // Schedule the branch target address early.
a61af66fc99e Initial load
duke
parents:
diff changeset
516 // Call into the VM to patch the caller, then jump to compiled callee
a61af66fc99e Initial load
duke
parents:
diff changeset
517 // rax, isn't live so capture return address while we easily can
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
518 __ movptr(rax, Address(rsp, 0));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
519 __ pusha();
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
520 __ pushf();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
521
a61af66fc99e Initial load
duke
parents:
diff changeset
522 if (UseSSE == 1) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
523 __ subptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
524 __ movflt(Address(rsp, 0), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
525 __ movflt(Address(rsp, wordSize), xmm1);
a61af66fc99e Initial load
duke
parents:
diff changeset
526 }
a61af66fc99e Initial load
duke
parents:
diff changeset
527 if (UseSSE >= 2) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
528 __ subptr(rsp, 4*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
529 __ movdbl(Address(rsp, 0), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
530 __ movdbl(Address(rsp, 2*wordSize), xmm1);
a61af66fc99e Initial load
duke
parents:
diff changeset
531 }
a61af66fc99e Initial load
duke
parents:
diff changeset
532 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
533 // C2 may leave the stack dirty if not in SSE2+ mode
a61af66fc99e Initial load
duke
parents:
diff changeset
534 if (UseSSE >= 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
535 __ verify_FPU(0, "c2i transition should have clean FPU stack");
a61af66fc99e Initial load
duke
parents:
diff changeset
536 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
537 __ empty_FPU_stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
538 }
a61af66fc99e Initial load
duke
parents:
diff changeset
539 #endif /* COMPILER2 */
a61af66fc99e Initial load
duke
parents:
diff changeset
540
a61af66fc99e Initial load
duke
parents:
diff changeset
541 // VM needs caller's callsite
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
542 __ push(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
543 // VM needs target method
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
544 __ push(rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
545 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
546 __ addptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
547
a61af66fc99e Initial load
duke
parents:
diff changeset
548 if (UseSSE == 1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
549 __ movflt(xmm0, Address(rsp, 0));
a61af66fc99e Initial load
duke
parents:
diff changeset
550 __ movflt(xmm1, Address(rsp, wordSize));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
551 __ addptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
552 }
a61af66fc99e Initial load
duke
parents:
diff changeset
553 if (UseSSE >= 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
554 __ movdbl(xmm0, Address(rsp, 0));
a61af66fc99e Initial load
duke
parents:
diff changeset
555 __ movdbl(xmm1, Address(rsp, 2*wordSize));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
556 __ addptr(rsp, 4*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
557 }
a61af66fc99e Initial load
duke
parents:
diff changeset
558
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
559 __ popf();
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
560 __ popa();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
561 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
562 }
a61af66fc99e Initial load
duke
parents:
diff changeset
563
a61af66fc99e Initial load
duke
parents:
diff changeset
564
a61af66fc99e Initial load
duke
parents:
diff changeset
565 static void move_c2i_double(MacroAssembler *masm, XMMRegister r, int st_off) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
566 int next_off = st_off - Interpreter::stackElementSize;
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
567 __ movdbl(Address(rsp, next_off), r);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
568 }
a61af66fc99e Initial load
duke
parents:
diff changeset
569
a61af66fc99e Initial load
duke
parents:
diff changeset
570 static void gen_c2i_adapter(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
571 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
572 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
573 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
574 const VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
575 Label& skip_fixup) {
a61af66fc99e Initial load
duke
parents:
diff changeset
576 // Before we get into the guts of the C2I adapter, see if we should be here
a61af66fc99e Initial load
duke
parents:
diff changeset
577 // at all. We've come from compiled code and are attempting to jump to the
a61af66fc99e Initial load
duke
parents:
diff changeset
578 // interpreter, which means the caller made a static call to get here
a61af66fc99e Initial load
duke
parents:
diff changeset
579 // (vcalls always get a compiled target if there is one). Check for a
a61af66fc99e Initial load
duke
parents:
diff changeset
580 // compiled target. If there is one, we need to patch the caller's call.
a61af66fc99e Initial load
duke
parents:
diff changeset
581 patch_callers_callsite(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
582
a61af66fc99e Initial load
duke
parents:
diff changeset
583 __ bind(skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
584
a61af66fc99e Initial load
duke
parents:
diff changeset
585 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
586 // C2 may leave the stack dirty if not in SSE2+ mode
a61af66fc99e Initial load
duke
parents:
diff changeset
587 if (UseSSE >= 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
588 __ verify_FPU(0, "c2i transition should have clean FPU stack");
a61af66fc99e Initial load
duke
parents:
diff changeset
589 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
590 __ empty_FPU_stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
591 }
a61af66fc99e Initial load
duke
parents:
diff changeset
592 #endif /* COMPILER2 */
a61af66fc99e Initial load
duke
parents:
diff changeset
593
a61af66fc99e Initial load
duke
parents:
diff changeset
594 // Since all args are passed on the stack, total_args_passed * interpreter_
a61af66fc99e Initial load
duke
parents:
diff changeset
595 // stack_element_size is the
a61af66fc99e Initial load
duke
parents:
diff changeset
596 // space we need.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
597 int extraspace = total_args_passed * Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
598
a61af66fc99e Initial load
duke
parents:
diff changeset
599 // Get return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
600 __ pop(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
601
a61af66fc99e Initial load
duke
parents:
diff changeset
602 // set senderSP value
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
603 __ movptr(rsi, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
604
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
605 __ subptr(rsp, extraspace);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
606
a61af66fc99e Initial load
duke
parents:
diff changeset
607 // Now write the args into the outgoing interpreter space
a61af66fc99e Initial load
duke
parents:
diff changeset
608 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
609 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
610 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
611 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
612 }
a61af66fc99e Initial load
duke
parents:
diff changeset
613
a61af66fc99e Initial load
duke
parents:
diff changeset
614 // st_off points to lowest address on stack.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
615 int st_off = ((total_args_passed - 1) - i) * Interpreter::stackElementSize;
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
616 int next_off = st_off - Interpreter::stackElementSize;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
617
0
a61af66fc99e Initial load
duke
parents:
diff changeset
618 // Say 4 args:
a61af66fc99e Initial load
duke
parents:
diff changeset
619 // i st_off
a61af66fc99e Initial load
duke
parents:
diff changeset
620 // 0 12 T_LONG
a61af66fc99e Initial load
duke
parents:
diff changeset
621 // 1 8 T_VOID
a61af66fc99e Initial load
duke
parents:
diff changeset
622 // 2 4 T_OBJECT
a61af66fc99e Initial load
duke
parents:
diff changeset
623 // 3 0 T_BOOL
a61af66fc99e Initial load
duke
parents:
diff changeset
624 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
625 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
626 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
627 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
628 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
629 }
a61af66fc99e Initial load
duke
parents:
diff changeset
630
a61af66fc99e Initial load
duke
parents:
diff changeset
631 if (r_1->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
632 // memory to memory use fpu stack top
a61af66fc99e Initial load
duke
parents:
diff changeset
633 int ld_off = r_1->reg2stack() * VMRegImpl::stack_slot_size + extraspace;
a61af66fc99e Initial load
duke
parents:
diff changeset
634
a61af66fc99e Initial load
duke
parents:
diff changeset
635 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
636 __ movl(rdi, Address(rsp, ld_off));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
637 __ movptr(Address(rsp, st_off), rdi);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
638 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
639
a61af66fc99e Initial load
duke
parents:
diff changeset
640 // ld_off == LSW, ld_off+VMRegImpl::stack_slot_size == MSW
a61af66fc99e Initial load
duke
parents:
diff changeset
641 // st_off == MSW, st_off-wordSize == LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
642
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
643 __ movptr(rdi, Address(rsp, ld_off));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
644 __ movptr(Address(rsp, next_off), rdi);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
645 #ifndef _LP64
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
646 __ movptr(rdi, Address(rsp, ld_off + wordSize));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
647 __ movptr(Address(rsp, st_off), rdi);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
648 #else
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
649 #ifdef ASSERT
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
650 // Overwrite the unused slot with known junk
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
651 __ mov64(rax, CONST64(0xdeadffffdeadaaaa));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
652 __ movptr(Address(rsp, st_off), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
653 #endif /* ASSERT */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
654 #endif // _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
655 }
a61af66fc99e Initial load
duke
parents:
diff changeset
656 } else if (r_1->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
657 Register r = r_1->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
658 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
659 __ movl(Address(rsp, st_off), r);
a61af66fc99e Initial load
duke
parents:
diff changeset
660 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
661 // long/double in gpr
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
662 NOT_LP64(ShouldNotReachHere());
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
663 // Two VMRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
664 // T_DOUBLE and T_LONG use two slots in the interpreter
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
665 if ( sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
666 // long/double in gpr
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
667 #ifdef ASSERT
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
668 // Overwrite the unused slot with known junk
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
669 LP64_ONLY(__ mov64(rax, CONST64(0xdeadffffdeadaaab)));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
670 __ movptr(Address(rsp, st_off), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
671 #endif /* ASSERT */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
672 __ movptr(Address(rsp, next_off), r);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
673 } else {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
674 __ movptr(Address(rsp, st_off), r);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
675 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
676 }
a61af66fc99e Initial load
duke
parents:
diff changeset
677 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
678 assert(r_1->is_XMMRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
679 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
680 __ movflt(Address(rsp, st_off), r_1->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
681 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
682 assert(sig_bt[i] == T_DOUBLE || sig_bt[i] == T_LONG, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
683 move_c2i_double(masm, r_1->as_XMMRegister(), st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
684 }
a61af66fc99e Initial load
duke
parents:
diff changeset
685 }
a61af66fc99e Initial load
duke
parents:
diff changeset
686 }
a61af66fc99e Initial load
duke
parents:
diff changeset
687
a61af66fc99e Initial load
duke
parents:
diff changeset
688 // Schedule the branch target address early.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
689 __ movptr(rcx, Address(rbx, in_bytes(Method::interpreter_entry_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
690 // And repush original return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
691 __ push(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
692 __ jmp(rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
693 }
a61af66fc99e Initial load
duke
parents:
diff changeset
694
a61af66fc99e Initial load
duke
parents:
diff changeset
695
a61af66fc99e Initial load
duke
parents:
diff changeset
696 static void move_i2c_double(MacroAssembler *masm, XMMRegister r, Register saved_sp, int ld_off) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
697 int next_val_off = ld_off - Interpreter::stackElementSize;
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
698 __ movdbl(r, Address(saved_sp, next_val_off));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
699 }
a61af66fc99e Initial load
duke
parents:
diff changeset
700
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
701 static void range_check(MacroAssembler* masm, Register pc_reg, Register temp_reg,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
702 address code_start, address code_end,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
703 Label& L_ok) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
704 Label L_fail;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
705 __ lea(temp_reg, ExternalAddress(code_start));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
706 __ cmpptr(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
707 __ jcc(Assembler::belowEqual, L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
708 __ lea(temp_reg, ExternalAddress(code_end));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
709 __ cmpptr(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
710 __ jcc(Assembler::below, L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
711 __ bind(L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
712 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
713
14030
f6c04e69cf75 SharedRuntime: add gen_i2c_adapter, implement it with pre-existing methods in each architecture.
Gilles Duboscq <duboscq@ssw.jku.at>
parents: 13451
diff changeset
714 void SharedRuntime::gen_i2c_adapter(MacroAssembler *masm,
17033
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 14909
diff changeset
715 int total_args_passed,
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 14909
diff changeset
716 int comp_args_on_stack,
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 14909
diff changeset
717 const BasicType *sig_bt,
22458
c2c971a9776f Remove unused frame_extension_argument from i2c adapters
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19816
diff changeset
718 const VMRegPair *regs) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
719 // Note: rsi contains the senderSP on entry. We must preserve it since
a61af66fc99e Initial load
duke
parents:
diff changeset
720 // we may do a i2c -> c2i transition if we lose a race where compiled
a61af66fc99e Initial load
duke
parents:
diff changeset
721 // code goes non-entrant while we get args ready.
a61af66fc99e Initial load
duke
parents:
diff changeset
722
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
723 // Adapters can be frameless because they do not require the caller
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
724 // to perform additional cleanup work, such as correcting the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
725 // An i2c adapter is frameless because the *caller* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
726 // routinely repairs its own stack pointer (from interpreter_frame_last_sp),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
727 // even if a callee has modified the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
728 // A c2i adapter is frameless because the *callee* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
729 // routinely repairs its caller's stack pointer (from sender_sp, which is set
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
730 // up via the senderSP register).
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
731 // In other words, if *either* the caller or callee is interpreted, we can
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
732 // get the stack pointer repaired after a call.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
733 // This is why c2i and i2c adapters cannot be indefinitely composed.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
734 // In particular, if a c2i adapter were to somehow call an i2c adapter,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
735 // both caller and callee would be compiled methods, and neither would
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
736 // clean up the stack pointer changes performed by the two adapters.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
737 // If this happens, control eventually transfers back to the compiled
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
738 // caller, but with an uncorrected stack, causing delayed havoc.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
739
0
a61af66fc99e Initial load
duke
parents:
diff changeset
740 // Pick up the return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
741 __ movptr(rax, Address(rsp, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
742
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
743 if (VerifyAdapterCalls &&
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
744 (Interpreter::code() != NULL || StubRoutines::code1() != NULL)) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
745 // So, let's test for cascading c2i/i2c adapters right now.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
746 // assert(Interpreter::contains($return_addr) ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
747 // StubRoutines::contains($return_addr),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
748 // "i2c adapter must return to an interpreter frame");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
749 __ block_comment("verify_i2c { ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
750 Label L_ok;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
751 if (Interpreter::code() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
752 range_check(masm, rax, rdi,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
753 Interpreter::code()->code_start(), Interpreter::code()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
754 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
755 if (StubRoutines::code1() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
756 range_check(masm, rax, rdi,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
757 StubRoutines::code1()->code_begin(), StubRoutines::code1()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
758 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
759 if (StubRoutines::code2() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
760 range_check(masm, rax, rdi,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
761 StubRoutines::code2()->code_begin(), StubRoutines::code2()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
762 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
763 const char* msg = "i2c adapter must return to an interpreter frame";
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
764 __ block_comment(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
765 __ stop(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
766 __ bind(L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
767 __ block_comment("} verify_i2ce ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
768 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
769
0
a61af66fc99e Initial load
duke
parents:
diff changeset
770 // Must preserve original SP for loading incoming arguments because
a61af66fc99e Initial load
duke
parents:
diff changeset
771 // we need to align the outgoing SP for compiled code.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
772 __ movptr(rdi, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
773
a61af66fc99e Initial load
duke
parents:
diff changeset
774 // Cut-out for having no stack args. Since up to 2 int/oop args are passed
a61af66fc99e Initial load
duke
parents:
diff changeset
775 // in registers, we will occasionally have no stack args.
a61af66fc99e Initial load
duke
parents:
diff changeset
776 int comp_words_on_stack = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
777 if (comp_args_on_stack) {
a61af66fc99e Initial load
duke
parents:
diff changeset
778 // Sig words on the stack are greater-than VMRegImpl::stack0. Those in
a61af66fc99e Initial load
duke
parents:
diff changeset
779 // registers are below. By subtracting stack0, we either get a negative
a61af66fc99e Initial load
duke
parents:
diff changeset
780 // number (all values in registers) or the maximum stack slot accessed.
a61af66fc99e Initial load
duke
parents:
diff changeset
781 // int comp_args_on_stack = VMRegImpl::reg2stack(max_arg);
a61af66fc99e Initial load
duke
parents:
diff changeset
782 // Convert 4-byte stack slots to words.
a61af66fc99e Initial load
duke
parents:
diff changeset
783 comp_words_on_stack = round_to(comp_args_on_stack*4, wordSize)>>LogBytesPerWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
784 // Round up to miminum stack alignment, in wordSize
a61af66fc99e Initial load
duke
parents:
diff changeset
785 comp_words_on_stack = round_to(comp_words_on_stack, 2);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
786 __ subptr(rsp, comp_words_on_stack * wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
787 }
a61af66fc99e Initial load
duke
parents:
diff changeset
788
a61af66fc99e Initial load
duke
parents:
diff changeset
789 // Align the outgoing SP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
790 __ andptr(rsp, -(StackAlignmentInBytes));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
791
a61af66fc99e Initial load
duke
parents:
diff changeset
792 // push the return address on the stack (note that pushing, rather
a61af66fc99e Initial load
duke
parents:
diff changeset
793 // than storing it, yields the correct frame alignment for the callee)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
794 __ push(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
795
a61af66fc99e Initial load
duke
parents:
diff changeset
796 // Put saved SP in another register
a61af66fc99e Initial load
duke
parents:
diff changeset
797 const Register saved_sp = rax;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
798 __ movptr(saved_sp, rdi);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
799
a61af66fc99e Initial load
duke
parents:
diff changeset
800
a61af66fc99e Initial load
duke
parents:
diff changeset
801 // Will jump to the compiled code just as if compiled code was doing it.
a61af66fc99e Initial load
duke
parents:
diff changeset
802 // Pre-load the register-jump target early, to schedule it better.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
803 __ movptr(rdi, Address(rbx, in_bytes(Method::from_compiled_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
804
a61af66fc99e Initial load
duke
parents:
diff changeset
805 // Now generate the shuffle code. Pick up all register args and move the
a61af66fc99e Initial load
duke
parents:
diff changeset
806 // rest through the floating point stack top.
a61af66fc99e Initial load
duke
parents:
diff changeset
807 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
808 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
809 // Longs and doubles are passed in native word order, but misaligned
a61af66fc99e Initial load
duke
parents:
diff changeset
810 // in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
811 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
812 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
813 }
a61af66fc99e Initial load
duke
parents:
diff changeset
814
a61af66fc99e Initial load
duke
parents:
diff changeset
815 // Pick up 0, 1 or 2 words from SP+offset.
a61af66fc99e Initial load
duke
parents:
diff changeset
816
a61af66fc99e Initial load
duke
parents:
diff changeset
817 assert(!regs[i].second()->is_valid() || regs[i].first()->next() == regs[i].second(),
a61af66fc99e Initial load
duke
parents:
diff changeset
818 "scrambled load targets?");
a61af66fc99e Initial load
duke
parents:
diff changeset
819 // Load in argument order going down.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
820 int ld_off = (total_args_passed - i) * Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
821 // Point to interpreter value (vs. tag)
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
822 int next_off = ld_off - Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
823 //
a61af66fc99e Initial load
duke
parents:
diff changeset
824 //
a61af66fc99e Initial load
duke
parents:
diff changeset
825 //
a61af66fc99e Initial load
duke
parents:
diff changeset
826 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
827 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
828 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
829 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
830 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
831 }
a61af66fc99e Initial load
duke
parents:
diff changeset
832 if (r_1->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
833 // Convert stack slot to an SP offset (+ wordSize to account for return address )
a61af66fc99e Initial load
duke
parents:
diff changeset
834 int st_off = regs[i].first()->reg2stack()*VMRegImpl::stack_slot_size + wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
835
a61af66fc99e Initial load
duke
parents:
diff changeset
836 // We can use rsi as a temp here because compiled code doesn't need rsi as an input
a61af66fc99e Initial load
duke
parents:
diff changeset
837 // and if we end up going thru a c2i because of a miss a reasonable value of rsi
a61af66fc99e Initial load
duke
parents:
diff changeset
838 // we be generated.
a61af66fc99e Initial load
duke
parents:
diff changeset
839 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
840 // __ fld_s(Address(saved_sp, ld_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
841 // __ fstp_s(Address(rsp, st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
842 __ movl(rsi, Address(saved_sp, ld_off));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
843 __ movptr(Address(rsp, st_off), rsi);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
844 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
845 // Interpreter local[n] == MSW, local[n+1] == LSW however locals
a61af66fc99e Initial load
duke
parents:
diff changeset
846 // are accessed as negative so LSW is at LOW address
a61af66fc99e Initial load
duke
parents:
diff changeset
847
a61af66fc99e Initial load
duke
parents:
diff changeset
848 // ld_off is MSW so get LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
849 // st_off is LSW (i.e. reg.first())
a61af66fc99e Initial load
duke
parents:
diff changeset
850 // __ fld_d(Address(saved_sp, next_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
851 // __ fstp_d(Address(rsp, st_off));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
852 //
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
853 // We are using two VMRegs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
854 // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
855 // So we must adjust where to pick up the data to match the interpreter.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
856 //
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
857 // Interpreter local[n] == MSW, local[n+1] == LSW however locals
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
858 // are accessed as negative so LSW is at LOW address
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
859
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
860 // ld_off is MSW so get LSW
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
861 const int offset = (NOT_LP64(true ||) sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
862 next_off : ld_off;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
863 __ movptr(rsi, Address(saved_sp, offset));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
864 __ movptr(Address(rsp, st_off), rsi);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
865 #ifndef _LP64
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
866 __ movptr(rsi, Address(saved_sp, ld_off));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
867 __ movptr(Address(rsp, st_off + wordSize), rsi);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
868 #endif // _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
869 }
a61af66fc99e Initial load
duke
parents:
diff changeset
870 } else if (r_1->is_Register()) { // Register argument
a61af66fc99e Initial load
duke
parents:
diff changeset
871 Register r = r_1->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
872 assert(r != rax, "must be different");
a61af66fc99e Initial load
duke
parents:
diff changeset
873 if (r_2->is_valid()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
874 //
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
875 // We are using two VMRegs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
876 // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
877 // So we must adjust where to pick up the data to match the interpreter.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
878
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
879 const int offset = (NOT_LP64(true ||) sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
880 next_off : ld_off;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
881
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
882 // this can be a misaligned move
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
883 __ movptr(r, Address(saved_sp, offset));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
884 #ifndef _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
885 assert(r_2->as_Register() != rax, "need another temporary register");
a61af66fc99e Initial load
duke
parents:
diff changeset
886 // Remember r_1 is low address (and LSB on x86)
a61af66fc99e Initial load
duke
parents:
diff changeset
887 // So r_2 gets loaded from high address regardless of the platform
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
888 __ movptr(r_2->as_Register(), Address(saved_sp, ld_off));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
889 #endif // _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
890 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
891 __ movl(r, Address(saved_sp, ld_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
892 }
a61af66fc99e Initial load
duke
parents:
diff changeset
893 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
894 assert(r_1->is_XMMRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
895 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
896 __ movflt(r_1->as_XMMRegister(), Address(saved_sp, ld_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
897 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
898 move_i2c_double(masm, r_1->as_XMMRegister(), saved_sp, ld_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
899 }
a61af66fc99e Initial load
duke
parents:
diff changeset
900 }
a61af66fc99e Initial load
duke
parents:
diff changeset
901 }
a61af66fc99e Initial load
duke
parents:
diff changeset
902
a61af66fc99e Initial load
duke
parents:
diff changeset
903 // 6243940 We might end up in handle_wrong_method if
a61af66fc99e Initial load
duke
parents:
diff changeset
904 // the callee is deoptimized as we race thru here. If that
a61af66fc99e Initial load
duke
parents:
diff changeset
905 // happens we don't want to take a safepoint because the
a61af66fc99e Initial load
duke
parents:
diff changeset
906 // caller frame will look interpreted and arguments are now
a61af66fc99e Initial load
duke
parents:
diff changeset
907 // "compiled" so it is much better to make this transition
a61af66fc99e Initial load
duke
parents:
diff changeset
908 // invisible to the stack walking code. Unfortunately if
a61af66fc99e Initial load
duke
parents:
diff changeset
909 // we try and find the callee by normal means a safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
910 // is possible. So we stash the desired callee in the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
911 // and the vm will find there should this case occur.
a61af66fc99e Initial load
duke
parents:
diff changeset
912
a61af66fc99e Initial load
duke
parents:
diff changeset
913 __ get_thread(rax);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
914 __ movptr(Address(rax, JavaThread::callee_target_offset()), rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
915
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
916 // move Method* to rax, in case we end up in an c2i adapter.
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
917 // the c2i adapters expect Method* in rax, (c2) because c2's
0
a61af66fc99e Initial load
duke
parents:
diff changeset
918 // resolve stubs return the result (the method) in rax,.
a61af66fc99e Initial load
duke
parents:
diff changeset
919 // I'd love to fix this.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
920 __ mov(rax, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
921
a61af66fc99e Initial load
duke
parents:
diff changeset
922 __ jmp(rdi);
a61af66fc99e Initial load
duke
parents:
diff changeset
923 }
a61af66fc99e Initial load
duke
parents:
diff changeset
924
a61af66fc99e Initial load
duke
parents:
diff changeset
925 // ---------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
926 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
927 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
928 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
929 const BasicType *sig_bt,
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 926
diff changeset
930 const VMRegPair *regs,
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 926
diff changeset
931 AdapterFingerPrint* fingerprint) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
932 address i2c_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
933
a61af66fc99e Initial load
duke
parents:
diff changeset
934 gen_i2c_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
935
a61af66fc99e Initial load
duke
parents:
diff changeset
936 // -------------------------------------------------------------------------
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
937 // Generate a C2I adapter. On entry we know rbx, holds the Method* during calls
0
a61af66fc99e Initial load
duke
parents:
diff changeset
938 // to the interpreter. The args start out packed in the compiled layout. They
a61af66fc99e Initial load
duke
parents:
diff changeset
939 // need to be unpacked into the interpreter layout. This will almost always
a61af66fc99e Initial load
duke
parents:
diff changeset
940 // require some stack space. We grow the current (compiled) stack, then repack
a61af66fc99e Initial load
duke
parents:
diff changeset
941 // the args. We finally end in a jump to the generic interpreter entry point.
a61af66fc99e Initial load
duke
parents:
diff changeset
942 // On exit from the interpreter, the interpreter will restore our SP (lest the
a61af66fc99e Initial load
duke
parents:
diff changeset
943 // compiled code, which relys solely on SP and not EBP, get sick).
a61af66fc99e Initial load
duke
parents:
diff changeset
944
a61af66fc99e Initial load
duke
parents:
diff changeset
945 address c2i_unverified_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
946 Label skip_fixup;
a61af66fc99e Initial load
duke
parents:
diff changeset
947
a61af66fc99e Initial load
duke
parents:
diff changeset
948 Register holder = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
949 Register receiver = rcx;
a61af66fc99e Initial load
duke
parents:
diff changeset
950 Register temp = rbx;
a61af66fc99e Initial load
duke
parents:
diff changeset
951
a61af66fc99e Initial load
duke
parents:
diff changeset
952 {
a61af66fc99e Initial load
duke
parents:
diff changeset
953
a61af66fc99e Initial load
duke
parents:
diff changeset
954 Label missed;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
955 __ movptr(temp, Address(receiver, oopDesc::klass_offset_in_bytes()));
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
956 __ cmpptr(temp, Address(holder, CompiledICHolder::holder_klass_offset()));
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
957 __ movptr(rbx, Address(holder, CompiledICHolder::holder_method_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
958 __ jcc(Assembler::notEqual, missed);
a61af66fc99e Initial load
duke
parents:
diff changeset
959 // Method might have been compiled since the call site was patched to
a61af66fc99e Initial load
duke
parents:
diff changeset
960 // interpreted if that is the case treat it as a miss so we can get
a61af66fc99e Initial load
duke
parents:
diff changeset
961 // the call site corrected.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
962 __ cmpptr(Address(rbx, in_bytes(Method::code_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
963 __ jcc(Assembler::equal, skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
964
a61af66fc99e Initial load
duke
parents:
diff changeset
965 __ bind(missed);
a61af66fc99e Initial load
duke
parents:
diff changeset
966 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
967 }
a61af66fc99e Initial load
duke
parents:
diff changeset
968
a61af66fc99e Initial load
duke
parents:
diff changeset
969 address c2i_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
970
a61af66fc99e Initial load
duke
parents:
diff changeset
971 gen_c2i_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs, skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
972
a61af66fc99e Initial load
duke
parents:
diff changeset
973 __ flush();
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 926
diff changeset
974 return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_unverified_entry);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
975 }
a61af66fc99e Initial load
duke
parents:
diff changeset
976
a61af66fc99e Initial load
duke
parents:
diff changeset
977 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
978 VMRegPair *regs,
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 8873
diff changeset
979 VMRegPair *regs2,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
980 int total_args_passed) {
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 8873
diff changeset
981 assert(regs2 == NULL, "not needed on x86");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
982 // We return the amount of VMRegImpl stack slots we need to reserve for all
a61af66fc99e Initial load
duke
parents:
diff changeset
983 // the arguments NOT counting out_preserve_stack_slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
984
a61af66fc99e Initial load
duke
parents:
diff changeset
985 uint stack = 0; // All arguments on stack
a61af66fc99e Initial load
duke
parents:
diff changeset
986
a61af66fc99e Initial load
duke
parents:
diff changeset
987 for( int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
988 // From the type and the argument number (count) compute the location
a61af66fc99e Initial load
duke
parents:
diff changeset
989 switch( sig_bt[i] ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
990 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
991 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
992 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
993 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
994 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
995 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
996 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
997 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
998 case T_ADDRESS:
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
999 case T_METADATA:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 regs[i].set1(VMRegImpl::stack2reg(stack++));
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
1003 case T_DOUBLE: // The stack numbering is reversed from Java
a61af66fc99e Initial load
duke
parents:
diff changeset
1004 // Since C arguments do not get reversed, the ordering for
a61af66fc99e Initial load
duke
parents:
diff changeset
1005 // doubles on the stack must be opposite the Java convention
a61af66fc99e Initial load
duke
parents:
diff changeset
1006 assert(sig_bt[i+1] == T_VOID, "missing Half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 regs[i].set2(VMRegImpl::stack2reg(stack));
a61af66fc99e Initial load
duke
parents:
diff changeset
1008 stack += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 case T_VOID: regs[i].set_bad(); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1016 return stack;
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1018
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 // A simple move of integer like type
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 static void simple_move32(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1022 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1023 // stack to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 // __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 // __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1026 __ movl2ptr(rax, Address(rbp, reg2offset_in(src.first())));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1027 __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 // stack to reg
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1030 __ movl2ptr(dst.first()->as_Register(), Address(rbp, reg2offset_in(src.first())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1032 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 // reg to stack
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1034 // no need to sign extend on 64bit
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1035 __ movptr(Address(rsp, reg2offset_out(dst.first())), src.first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 } else {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1037 if (dst.first() != src.first()) {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1038 __ mov(dst.first()->as_Register(), src.first()->as_Register());
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1039 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1040 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1042
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 // An oop arg. Must pass a handle not the oop itself
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 static void object_move(MacroAssembler* masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 OopMap* map,
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 int oop_handle_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 int framesize_in_slots,
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 VMRegPair src,
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 VMRegPair dst,
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 bool is_receiver,
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 int* receiver_offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1052
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 // Because of the calling conventions we know that src can be a
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 // register or a stack location. dst can only be a stack location.
a61af66fc99e Initial load
duke
parents:
diff changeset
1055
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 assert(dst.first()->is_stack(), "must be stack");
a61af66fc99e Initial load
duke
parents:
diff changeset
1057 // must pass a handle. First figure out the location we use as a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
1058
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 // Oop is already on the stack as an argument
a61af66fc99e Initial load
duke
parents:
diff changeset
1061 Register rHandle = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 Label nil;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1063 __ xorptr(rHandle, rHandle);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1064 __ cmpptr(Address(rbp, reg2offset_in(src.first())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 __ jcc(Assembler::equal, nil);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1066 __ lea(rHandle, Address(rbp, reg2offset_in(src.first())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 __ bind(nil);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1068 __ movptr(Address(rsp, reg2offset_out(dst.first())), rHandle);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1069
a61af66fc99e Initial load
duke
parents:
diff changeset
1070 int offset_in_older_frame = src.first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 // Oop is in an a register we must store it to the space we reserve
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 // on the stack for oop_handles
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 const Register rOop = src.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 const Register rHandle = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 int oop_slot = (rOop == rcx ? 0 : 1) * VMRegImpl::slots_per_word + oop_handle_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 int offset = oop_slot*VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 Label skip;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1083 __ movptr(Address(rsp, offset), rOop);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 map->set_oop(VMRegImpl::stack2reg(oop_slot));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1085 __ xorptr(rHandle, rHandle);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1086 __ cmpptr(rOop, (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 __ jcc(Assembler::equal, skip);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1088 __ lea(rHandle, Address(rsp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 __ bind(skip);
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 // Store the handle parameter
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1091 __ movptr(Address(rsp, reg2offset_out(dst.first())), rHandle);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1093 *receiver_offset = offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1097
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 // A float arg may have to do float reg int reg conversion
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 assert(!src.second()->is_valid() && !dst.second()->is_valid(), "bad float_move");
a61af66fc99e Initial load
duke
parents:
diff changeset
1101
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 // Because of the calling convention we know that src is either a stack location
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 // or an xmm register. dst can only be a stack location.
a61af66fc99e Initial load
duke
parents:
diff changeset
1104
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 assert(dst.first()->is_stack() && ( src.first()->is_stack() || src.first()->is_XMMRegister()), "bad parameters");
a61af66fc99e Initial load
duke
parents:
diff changeset
1106
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 __ movl(rax, Address(rbp, reg2offset_in(src.first())));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1109 __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1110 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 __ movflt(Address(rsp, reg2offset_out(dst.first())), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1115
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 // A long move
a61af66fc99e Initial load
duke
parents:
diff changeset
1117 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1118
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 // The only legal possibility for a long_move VMRegPair is:
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 // 1: two stack slots (possibly unaligned)
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 // as neither the java or C calling convention will use registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1122 // for longs.
a61af66fc99e Initial load
duke
parents:
diff changeset
1123
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 if (src.first()->is_stack() && dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1125 assert(src.second()->is_stack() && dst.second()->is_stack(), "must be all stack");
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1126 __ movptr(rax, Address(rbp, reg2offset_in(src.first())));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1127 NOT_LP64(__ movptr(rbx, Address(rbp, reg2offset_in(src.second()))));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1128 __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1129 NOT_LP64(__ movptr(Address(rsp, reg2offset_out(dst.second())), rbx));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1133 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1134
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 // A double move
a61af66fc99e Initial load
duke
parents:
diff changeset
1136 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1137
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 // The only legal possibilities for a double_move VMRegPair are:
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 // The painful thing here is that like long_move a VMRegPair might be
a61af66fc99e Initial load
duke
parents:
diff changeset
1140
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 // Because of the calling convention we know that src is either
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 // 1: a single physical register (xmm registers only)
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 // 2: two stack slots (possibly unaligned)
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 // dst can only be a pair of stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1145
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 assert(dst.first()->is_stack() && (src.first()->is_XMMRegister() || src.first()->is_stack()), "bad args");
a61af66fc99e Initial load
duke
parents:
diff changeset
1147
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 // source is all stack
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1150 __ movptr(rax, Address(rbp, reg2offset_in(src.first())));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1151 NOT_LP64(__ movptr(rbx, Address(rbp, reg2offset_in(src.second()))));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1152 __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1153 NOT_LP64(__ movptr(Address(rsp, reg2offset_out(dst.second())), rbx));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1154 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 // No worries about stack alignment
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 __ movdbl(Address(rsp, reg2offset_out(dst.first())), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1160
a61af66fc99e Initial load
duke
parents:
diff changeset
1161
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 // We always ignore the frame_slots arg and just use the space just below frame pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
1164 // which by this time is free to use
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1166 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1167 __ fstp_s(Address(rbp, -wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1170 __ fstp_d(Address(rbp, -2*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 case T_LONG:
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1174 __ movptr(Address(rbp, -wordSize), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1175 NOT_LP64(__ movptr(Address(rbp, -2*wordSize), rdx));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 default: {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1178 __ movptr(Address(rbp, -wordSize), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1182
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 // We always ignore the frame_slots arg and just use the space just below frame pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 // which by this time is free to use
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 __ fld_s(Address(rbp, -wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1189 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 __ fld_d(Address(rbp, -2*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 case T_LONG:
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1194 __ movptr(rax, Address(rbp, -wordSize));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1195 NOT_LP64(__ movptr(rdx, Address(rbp, -2*wordSize)));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 default: {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1199 __ movptr(rax, Address(rbp, -wordSize));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1202 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1203
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1204
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1205 static void save_or_restore_arguments(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1206 const int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1207 const int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1208 const int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1209 OopMap* map,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1210 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1211 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1212 // if map is non-NULL then the code should store the values,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1213 // otherwise it should load them.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1214 int handle_index = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1215 // Save down double word first
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1216 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1217 if (in_regs[i].first()->is_XMMRegister() && in_sig_bt[i] == T_DOUBLE) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1218 int slot = handle_index * VMRegImpl::slots_per_word + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1219 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1220 handle_index += 2;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1221 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1222 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1223 __ movdbl(Address(rsp, offset), in_regs[i].first()->as_XMMRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1224 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1225 __ movdbl(in_regs[i].first()->as_XMMRegister(), Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1226 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1227 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1228 if (in_regs[i].first()->is_Register() && in_sig_bt[i] == T_LONG) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1229 int slot = handle_index * VMRegImpl::slots_per_word + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1230 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1231 handle_index += 2;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1232 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1233 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1234 __ movl(Address(rsp, offset), in_regs[i].first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1235 if (in_regs[i].second()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1236 __ movl(Address(rsp, offset + 4), in_regs[i].second()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1237 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1238 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1239 __ movl(in_regs[i].first()->as_Register(), Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1240 if (in_regs[i].second()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1241 __ movl(in_regs[i].second()->as_Register(), Address(rsp, offset + 4));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1242 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1243 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1244 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1245 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1246 // Save or restore single word registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1247 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1248 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1249 int slot = handle_index++ * VMRegImpl::slots_per_word + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1250 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1251 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1252 if (in_sig_bt[i] == T_ARRAY && map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1253 map->set_oop(VMRegImpl::stack2reg(slot));;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1254 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1255
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1256 // Value is in an input register pass we must flush it to the stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1257 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1258 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1259 case T_ARRAY:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1260 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1261 __ movptr(Address(rsp, offset), reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1262 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1263 __ movptr(reg, Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1264 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1265 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1266 case T_BOOLEAN:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1267 case T_CHAR:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1268 case T_BYTE:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1269 case T_SHORT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1270 case T_INT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1271 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1272 __ movl(Address(rsp, offset), reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1273 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1274 __ movl(reg, Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1275 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1276 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1277 case T_OBJECT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1278 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1279 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1280 } else if (in_regs[i].first()->is_XMMRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1281 if (in_sig_bt[i] == T_FLOAT) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1282 int slot = handle_index++ * VMRegImpl::slots_per_word + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1283 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1284 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1285 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1286 __ movflt(Address(rsp, offset), in_regs[i].first()->as_XMMRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1287 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1288 __ movflt(in_regs[i].first()->as_XMMRegister(), Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1289 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1290 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1291 } else if (in_regs[i].first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1292 if (in_sig_bt[i] == T_ARRAY && map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1293 int offset_in_older_frame = in_regs[i].first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1294 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + stack_slots));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1295 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1296 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1297 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1298 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1299
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1300 // Check GC_locker::needs_gc and enter the runtime if it's true. This
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1301 // keeps a new JNI critical region from starting until a GC has been
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1302 // forced. Save down any oops in registers and describe them in an
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1303 // OopMap.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1304 static void check_needs_gc_for_critical_native(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1305 Register thread,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1306 int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1307 int total_c_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1308 int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1309 int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1310 OopMapSet* oop_maps,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1311 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1312 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1313 __ block_comment("check GC_locker::needs_gc");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1314 Label cont;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1315 __ cmp8(ExternalAddress((address)GC_locker::needs_gc_address()), false);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1316 __ jcc(Assembler::equal, cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1317
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1318 // Save down any incoming oops and call into the runtime to halt for a GC
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1319
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1320 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1321
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1322 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1323 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1324
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1325 address the_pc = __ pc();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1326 oop_maps->add_gc_map( __ offset(), map);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1327 __ set_last_Java_frame(thread, rsp, noreg, the_pc);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1328
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1329 __ block_comment("block_for_jni_critical");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1330 __ push(thread);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1331 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::block_for_jni_critical)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1332 __ increment(rsp, wordSize);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1333
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1334 __ get_thread(thread);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1335 __ reset_last_Java_frame(thread, false, true);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1336
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1337 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1338 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1339
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1340 __ bind(cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1341 #ifdef ASSERT
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1342 if (StressCriticalJNINatives) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1343 // Stress register saving
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1344 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1345 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1346 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1347 // Destroy argument registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1348 for (int i = 0; i < total_in_args - 1; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1349 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1350 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1351 __ xorptr(reg, reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1352 } else if (in_regs[i].first()->is_XMMRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1353 __ xorpd(in_regs[i].first()->as_XMMRegister(), in_regs[i].first()->as_XMMRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1354 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1355 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1356 } else if (in_regs[i].first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1357 // Nothing to do
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1358 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1359 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1360 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1361 if (in_sig_bt[i] == T_LONG || in_sig_bt[i] == T_DOUBLE) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1362 i++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1363 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1364 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1365
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1366 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1367 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1368 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1369 #endif
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1370 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1371
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1372 // Unpack an array argument into a pointer to the body and the length
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1373 // if the array is non-null, otherwise pass 0 for both.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1374 static void unpack_array_argument(MacroAssembler* masm, VMRegPair reg, BasicType in_elem_type, VMRegPair body_arg, VMRegPair length_arg) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1375 Register tmp_reg = rax;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1376 assert(!body_arg.first()->is_Register() || body_arg.first()->as_Register() != tmp_reg,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1377 "possible collision");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1378 assert(!length_arg.first()->is_Register() || length_arg.first()->as_Register() != tmp_reg,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1379 "possible collision");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1380
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1381 // Pass the length, ptr pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1382 Label is_null, done;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1383 VMRegPair tmp(tmp_reg->as_VMReg());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1384 if (reg.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1385 // Load the arg up from the stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1386 simple_move32(masm, reg, tmp);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1387 reg = tmp;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1388 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1389 __ testptr(reg.first()->as_Register(), reg.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1390 __ jccb(Assembler::equal, is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1391 __ lea(tmp_reg, Address(reg.first()->as_Register(), arrayOopDesc::base_offset_in_bytes(in_elem_type)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1392 simple_move32(masm, tmp, body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1393 // load the length relative to the body.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1394 __ movl(tmp_reg, Address(tmp_reg, arrayOopDesc::length_offset_in_bytes() -
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1395 arrayOopDesc::base_offset_in_bytes(in_elem_type)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1396 simple_move32(masm, tmp, length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1397 __ jmpb(done);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1398 __ bind(is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1399 // Pass zeros
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1400 __ xorptr(tmp_reg, tmp_reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1401 simple_move32(masm, tmp, body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1402 simple_move32(masm, tmp, length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1403 __ bind(done);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1404 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1405
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1406 static void verify_oop_args(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1407 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1408 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1409 const VMRegPair* regs) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1410 Register temp_reg = rbx; // not part of any compiled calling seq
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1411 if (VerifyOops) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1412 for (int i = 0; i < method->size_of_parameters(); i++) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1413 if (sig_bt[i] == T_OBJECT ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1414 sig_bt[i] == T_ARRAY) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1415 VMReg r = regs[i].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1416 assert(r->is_valid(), "bad oop arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1417 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1418 __ movptr(temp_reg, Address(rsp, r->reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1419 __ verify_oop(temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1420 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1421 __ verify_oop(r->as_Register());
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1422 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1423 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1424 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1425 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1426 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1427
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1428 static void gen_special_dispatch(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1429 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1430 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1431 const VMRegPair* regs) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1432 verify_oop_args(masm, method, sig_bt, regs);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1433 vmIntrinsics::ID iid = method->intrinsic_id();
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1434
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1435 // Now write the args into the outgoing interpreter space
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1436 bool has_receiver = false;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1437 Register receiver_reg = noreg;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1438 int member_arg_pos = -1;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1439 Register member_reg = noreg;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1440 int ref_kind = MethodHandles::signature_polymorphic_intrinsic_ref_kind(iid);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1441 if (ref_kind != 0) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1442 member_arg_pos = method->size_of_parameters() - 1; // trailing MemberName argument
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1443 member_reg = rbx; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1444 has_receiver = MethodHandles::ref_kind_has_receiver(ref_kind);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1445 } else if (iid == vmIntrinsics::_invokeBasic) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1446 has_receiver = true;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1447 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1448 fatal(err_msg_res("unexpected intrinsic id %d", iid));
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1449 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1450
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1451 if (member_reg != noreg) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1452 // Load the member_arg into register, if necessary.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1453 SharedRuntime::check_member_name_argument_is_last_argument(method, sig_bt, regs);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1454 VMReg r = regs[member_arg_pos].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1455 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1456 __ movptr(member_reg, Address(rsp, r->reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1457 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1458 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1459 member_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1460 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1461 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1462
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1463 if (has_receiver) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1464 // Make sure the receiver is loaded into a register.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1465 assert(method->size_of_parameters() > 0, "oob");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1466 assert(sig_bt[0] == T_OBJECT, "receiver argument must be an object");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1467 VMReg r = regs[0].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1468 assert(r->is_valid(), "bad receiver arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1469 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1470 // Porting note: This assumes that compiled calling conventions always
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1471 // pass the receiver oop in a register. If this is not true on some
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1472 // platform, pick a temp and load the receiver from stack.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1473 fatal("receiver always in a register");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1474 receiver_reg = rcx; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1475 __ movptr(receiver_reg, Address(rsp, r->reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1476 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1477 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1478 receiver_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1479 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1480 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1481
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1482 // Figure out which address we are really jumping to:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1483 MethodHandles::generate_method_handle_dispatch(masm, iid,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1484 receiver_reg, member_reg, /*for_compiler_entry:*/ true);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1485 }
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1486
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1487 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1488 // Generate a native wrapper for a given method. The method takes arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
1489 // in the Java compiled code convention, marshals them to the native
a61af66fc99e Initial load
duke
parents:
diff changeset
1490 // convention (handlizes oops, etc), transitions to native, makes the call,
a61af66fc99e Initial load
duke
parents:
diff changeset
1491 // returns to java state (possibly blocking), unhandlizes any result and
a61af66fc99e Initial load
duke
parents:
diff changeset
1492 // returns.
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1493 //
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1494 // Critical native functions are a shorthand for the use of
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1495 // GetPrimtiveArrayCritical and disallow the use of any other JNI
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1496 // functions. The wrapper is expected to unpack the arguments before
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1497 // passing them to the callee and perform checks before and after the
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1498 // native call to ensure that they GC_locker
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1499 // lock_critical/unlock_critical semantics are followed. Some other
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1500 // parts of JNI setup are skipped like the tear down of the JNI handle
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1501 // block and the check for pending exceptions it's impossible for them
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1502 // to be thrown.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1503 //
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1504 // They are roughly structured like this:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1505 // if (GC_locker::needs_gc())
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1506 // SharedRuntime::block_for_jni_critical();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1507 // tranistion to thread_in_native
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1508 // unpack arrray arguments and call native entry point
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1509 // check for safepoint in progress
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1510 // check if any thread suspend flags are set
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1511 // call into JVM and possible unlock the JNI critical
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1512 // if a GC was suppressed while in the critical native.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1513 // transition back to thread_in_Java
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1514 // return to caller
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1515 //
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1516 nmethod* SharedRuntime::generate_native_wrapper(MacroAssembler* masm,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1517 methodHandle method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2245
diff changeset
1518 int compile_id,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1519 BasicType* in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1520 VMRegPair* in_regs,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1521 BasicType ret_type) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1522 if (method->is_method_handle_intrinsic()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1523 vmIntrinsics::ID iid = method->intrinsic_id();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1524 intptr_t start = (intptr_t)__ pc();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1525 int vep_offset = ((intptr_t)__ pc()) - start;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1526 gen_special_dispatch(masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1527 method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1528 in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1529 in_regs);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1530 int frame_complete = ((intptr_t)__ pc()) - start; // not complete, period
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1531 __ flush();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1532 int stack_slots = SharedRuntime::out_preserve_stack_slots(); // no out slots at all, actually
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1533 return nmethod::new_native_nmethod(method,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1534 compile_id,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1535 masm->code(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1536 vep_offset,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1537 frame_complete,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1538 stack_slots / VMRegImpl::slots_per_word,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1539 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1540 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1541 (OopMapSet*)NULL);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1542 }
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1543 bool is_critical_native = true;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1544 address native_func = method->critical_native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1545 if (native_func == NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1546 native_func = method->native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1547 is_critical_native = false;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1548 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1549 assert(native_func != NULL, "must have function");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1550
a61af66fc99e Initial load
duke
parents:
diff changeset
1551 // An OopMap for lock (and class if static)
a61af66fc99e Initial load
duke
parents:
diff changeset
1552 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
1553
a61af66fc99e Initial load
duke
parents:
diff changeset
1554 // We have received a description of where all the java arg are located
a61af66fc99e Initial load
duke
parents:
diff changeset
1555 // on entry to the wrapper. We need to convert these args to where
a61af66fc99e Initial load
duke
parents:
diff changeset
1556 // the jni function will expect them. To figure out where they go
a61af66fc99e Initial load
duke
parents:
diff changeset
1557 // we convert the java signature to a C signature by inserting
a61af66fc99e Initial load
duke
parents:
diff changeset
1558 // the hidden arguments as arg[0] and possibly arg[1] (static method)
a61af66fc99e Initial load
duke
parents:
diff changeset
1559
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1560 const int total_in_args = method->size_of_parameters();
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1561 int total_c_args = total_in_args;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1562 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1563 total_c_args += 1;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1564 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1565 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1566 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1567 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1568 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1569 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1570 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1571 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1572 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1573 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1574
a61af66fc99e Initial load
duke
parents:
diff changeset
1575 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1576 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1577 BasicType* in_elem_bt = NULL;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1578
a61af66fc99e Initial load
duke
parents:
diff changeset
1579 int argc = 0;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1580 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1581 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1582 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1583 out_sig_bt[argc++] = T_OBJECT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1584 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1585
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1586 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1587 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1588 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1589 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1590 Thread* THREAD = Thread::current();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1591 in_elem_bt = NEW_RESOURCE_ARRAY(BasicType, total_in_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1592 SignatureStream ss(method->signature());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1593 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1594 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1595 // Arrays are passed as int, elem* pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1596 out_sig_bt[argc++] = T_INT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1597 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1598 Symbol* atype = ss.as_symbol(CHECK_NULL);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1599 const char* at = atype->as_C_string();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1600 if (strlen(at) == 2) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1601 assert(at[0] == '[', "must be");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1602 switch (at[1]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1603 case 'B': in_elem_bt[i] = T_BYTE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1604 case 'C': in_elem_bt[i] = T_CHAR; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1605 case 'D': in_elem_bt[i] = T_DOUBLE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1606 case 'F': in_elem_bt[i] = T_FLOAT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1607 case 'I': in_elem_bt[i] = T_INT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1608 case 'J': in_elem_bt[i] = T_LONG; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1609 case 'S': in_elem_bt[i] = T_SHORT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1610 case 'Z': in_elem_bt[i] = T_BOOLEAN; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1611 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1612 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1613 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1614 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1615 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1616 in_elem_bt[i] = T_VOID;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1617 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1618 if (in_sig_bt[i] != T_VOID) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1619 assert(in_sig_bt[i] == ss.type(), "must match");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1620 ss.next();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1621 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1622 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1623 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1624
a61af66fc99e Initial load
duke
parents:
diff changeset
1625 // Now figure out where the args must be stored and how much stack space
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1626 // they require.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1627 int out_arg_slots;
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 8873
diff changeset
1628 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, NULL, total_c_args);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1629
a61af66fc99e Initial load
duke
parents:
diff changeset
1630 // Compute framesize for the wrapper. We need to handlize all oops in
a61af66fc99e Initial load
duke
parents:
diff changeset
1631 // registers a max of 2 on x86.
a61af66fc99e Initial load
duke
parents:
diff changeset
1632
a61af66fc99e Initial load
duke
parents:
diff changeset
1633 // Calculate the total number of stack slots we will need.
a61af66fc99e Initial load
duke
parents:
diff changeset
1634
a61af66fc99e Initial load
duke
parents:
diff changeset
1635 // First count the abi requirement plus all of the outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
1636 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1637
a61af66fc99e Initial load
duke
parents:
diff changeset
1638 // Now the space for the inbound oop handle area
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1639 int total_save_slots = 2 * VMRegImpl::slots_per_word; // 2 arguments passed in registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1640 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1641 // Critical natives may have to call out so they need a save area
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1642 // for register arguments.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1643 int double_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1644 int single_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1645 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1646 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1647 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1648 switch (in_sig_bt[i]) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 4873
diff changeset
1649 case T_ARRAY: // critical array (uses 2 slots on LP64)
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1650 case T_BOOLEAN:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1651 case T_BYTE:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1652 case T_SHORT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1653 case T_CHAR:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1654 case T_INT: single_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1655 case T_LONG: double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1656 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1657 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1658 } else if (in_regs[i].first()->is_XMMRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1659 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1660 case T_FLOAT: single_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1661 case T_DOUBLE: double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1662 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1663 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1664 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1665 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1666 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1667 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1668 total_save_slots = double_slots * 2 + single_slots;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1669 // align the save area
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1670 if (double_slots != 0) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1671 stack_slots = round_to(stack_slots, 2);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1672 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1673 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1674
a61af66fc99e Initial load
duke
parents:
diff changeset
1675 int oop_handle_offset = stack_slots;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1676 stack_slots += total_save_slots;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1677
a61af66fc99e Initial load
duke
parents:
diff changeset
1678 // Now any space we need for handlizing a klass if static method
a61af66fc99e Initial load
duke
parents:
diff changeset
1679
a61af66fc99e Initial load
duke
parents:
diff changeset
1680 int klass_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1681 int klass_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1682 int lock_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1683 bool is_static = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
1684
a61af66fc99e Initial load
duke
parents:
diff changeset
1685 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1686 klass_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1687 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
1688 klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1689 is_static = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
1690 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1691
a61af66fc99e Initial load
duke
parents:
diff changeset
1692 // Plus a lock if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
1693
a61af66fc99e Initial load
duke
parents:
diff changeset
1694 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1695 lock_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1696 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
1697 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1698
a61af66fc99e Initial load
duke
parents:
diff changeset
1699 // Now a place (+2) to save return values or temp during shuffling
a61af66fc99e Initial load
duke
parents:
diff changeset
1700 // + 2 for return address (which we own) and saved rbp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1701 stack_slots += 4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1702
a61af66fc99e Initial load
duke
parents:
diff changeset
1703 // Ok The space we have allocated will look like:
a61af66fc99e Initial load
duke
parents:
diff changeset
1704 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1705 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1706 // FP-> | |
a61af66fc99e Initial load
duke
parents:
diff changeset
1707 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
1708 // | 2 slots for moves |
a61af66fc99e Initial load
duke
parents:
diff changeset
1709 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
1710 // | lock box (if sync) |
a61af66fc99e Initial load
duke
parents:
diff changeset
1711 // |---------------------| <- lock_slot_offset (-lock_slot_rbp_offset)
a61af66fc99e Initial load
duke
parents:
diff changeset
1712 // | klass (if static) |
a61af66fc99e Initial load
duke
parents:
diff changeset
1713 // |---------------------| <- klass_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
1714 // | oopHandle area |
a61af66fc99e Initial load
duke
parents:
diff changeset
1715 // |---------------------| <- oop_handle_offset (a max of 2 registers)
a61af66fc99e Initial load
duke
parents:
diff changeset
1716 // | outbound memory |
a61af66fc99e Initial load
duke
parents:
diff changeset
1717 // | based arguments |
a61af66fc99e Initial load
duke
parents:
diff changeset
1718 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
1719 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
1720 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
1721 // SP-> | out_preserved_slots |
a61af66fc99e Initial load
duke
parents:
diff changeset
1722 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1723 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1724 // ****************************************************************************
a61af66fc99e Initial load
duke
parents:
diff changeset
1725 // WARNING - on Windows Java Natives use pascal calling convention and pop the
a61af66fc99e Initial load
duke
parents:
diff changeset
1726 // arguments off of the stack after the jni call. Before the call we can use
a61af66fc99e Initial load
duke
parents:
diff changeset
1727 // instructions that are SP relative. After the jni call we switch to FP
a61af66fc99e Initial load
duke
parents:
diff changeset
1728 // relative instructions instead of re-adjusting the stack on windows.
a61af66fc99e Initial load
duke
parents:
diff changeset
1729 // ****************************************************************************
a61af66fc99e Initial load
duke
parents:
diff changeset
1730
a61af66fc99e Initial load
duke
parents:
diff changeset
1731
a61af66fc99e Initial load
duke
parents:
diff changeset
1732 // Now compute actual number of stack words we need rounding to make
a61af66fc99e Initial load
duke
parents:
diff changeset
1733 // stack properly aligned.
524
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 512
diff changeset
1734 stack_slots = round_to(stack_slots, StackAlignmentInSlots);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1735
a61af66fc99e Initial load
duke
parents:
diff changeset
1736 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1737
a61af66fc99e Initial load
duke
parents:
diff changeset
1738 intptr_t start = (intptr_t)__ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1739
a61af66fc99e Initial load
duke
parents:
diff changeset
1740 // First thing make an ic check to see if we should even be here
a61af66fc99e Initial load
duke
parents:
diff changeset
1741
a61af66fc99e Initial load
duke
parents:
diff changeset
1742 // We are free to use all registers as temps without saving them and
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1743 // restoring them except rbp. rbp is the only callee save register
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1744 // as far as the interpreter and the compiler(s) are concerned.
a61af66fc99e Initial load
duke
parents:
diff changeset
1745
a61af66fc99e Initial load
duke
parents:
diff changeset
1746
a61af66fc99e Initial load
duke
parents:
diff changeset
1747 const Register ic_reg = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
1748 const Register receiver = rcx;
a61af66fc99e Initial load
duke
parents:
diff changeset
1749 Label hit;
a61af66fc99e Initial load
duke
parents:
diff changeset
1750 Label exception_pending;
a61af66fc99e Initial load
duke
parents:
diff changeset
1751
a61af66fc99e Initial load
duke
parents:
diff changeset
1752 __ verify_oop(receiver);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1753 __ cmpptr(ic_reg, Address(receiver, oopDesc::klass_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1754 __ jcc(Assembler::equal, hit);
a61af66fc99e Initial load
duke
parents:
diff changeset
1755
a61af66fc99e Initial load
duke
parents:
diff changeset
1756 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1757
a61af66fc99e Initial load
duke
parents:
diff changeset
1758 // verified entry must be aligned for code patching.
a61af66fc99e Initial load
duke
parents:
diff changeset
1759 // and the first 5 bytes must be in the same cache line
a61af66fc99e Initial load
duke
parents:
diff changeset
1760 // if we align at 8 then we will be sure 5 bytes are in the same line
a61af66fc99e Initial load
duke
parents:
diff changeset
1761 __ align(8);
a61af66fc99e Initial load
duke
parents:
diff changeset
1762
a61af66fc99e Initial load
duke
parents:
diff changeset
1763 __ bind(hit);
a61af66fc99e Initial load
duke
parents:
diff changeset
1764
a61af66fc99e Initial load
duke
parents:
diff changeset
1765 int vep_offset = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
1766
a61af66fc99e Initial load
duke
parents:
diff changeset
1767 #ifdef COMPILER1
a61af66fc99e Initial load
duke
parents:
diff changeset
1768 if (InlineObjectHash && method->intrinsic_id() == vmIntrinsics::_hashCode) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1769 // Object.hashCode can pull the hashCode from the header word
a61af66fc99e Initial load
duke
parents:
diff changeset
1770 // instead of doing a full VM transition once it's been computed.
a61af66fc99e Initial load
duke
parents:
diff changeset
1771 // Since hashCode is usually polymorphic at call sites we can't do
a61af66fc99e Initial load
duke
parents:
diff changeset
1772 // this optimization at the call site without a lot of work.
a61af66fc99e Initial load
duke
parents:
diff changeset
1773 Label slowCase;
a61af66fc99e Initial load
duke
parents:
diff changeset
1774 Register receiver = rcx;
a61af66fc99e Initial load
duke
parents:
diff changeset
1775 Register result = rax;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1776 __ movptr(result, Address(receiver, oopDesc::mark_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1777
a61af66fc99e Initial load
duke
parents:
diff changeset
1778 // check if locked
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1779 __ testptr(result, markOopDesc::unlocked_value);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1780 __ jcc (Assembler::zero, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
1781
a61af66fc99e Initial load
duke
parents:
diff changeset
1782 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1783 // Check if biased and fall through to runtime if so
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1784 __ testptr(result, markOopDesc::biased_lock_bit_in_place);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1785 __ jcc (Assembler::notZero, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
1786 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1787
a61af66fc99e Initial load
duke
parents:
diff changeset
1788 // get hash
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1789 __ andptr(result, markOopDesc::hash_mask_in_place);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1790 // test if hashCode exists
a61af66fc99e Initial load
duke
parents:
diff changeset
1791 __ jcc (Assembler::zero, slowCase);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1792 __ shrptr(result, markOopDesc::hash_shift);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1793 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1794 __ bind (slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
1795 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1796 #endif // COMPILER1
a61af66fc99e Initial load
duke
parents:
diff changeset
1797
a61af66fc99e Initial load
duke
parents:
diff changeset
1798 // The instruction at the verified entry point must be 5 bytes or longer
a61af66fc99e Initial load
duke
parents:
diff changeset
1799 // because it can be patched on the fly by make_non_entrant. The stack bang
a61af66fc99e Initial load
duke
parents:
diff changeset
1800 // instruction fits that requirement.
a61af66fc99e Initial load
duke
parents:
diff changeset
1801
a61af66fc99e Initial load
duke
parents:
diff changeset
1802 // Generate stack overflow check
a61af66fc99e Initial load
duke
parents:
diff changeset
1803
a61af66fc99e Initial load
duke
parents:
diff changeset
1804 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1805 __ bang_stack_with_offset(StackShadowPages*os::vm_page_size());
a61af66fc99e Initial load
duke
parents:
diff changeset
1806 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1807 // need a 5 byte instruction to allow MT safe patching to non-entrant
a61af66fc99e Initial load
duke
parents:
diff changeset
1808 __ fat_nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1809 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1810
a61af66fc99e Initial load
duke
parents:
diff changeset
1811 // Generate a new frame for the wrapper.
a61af66fc99e Initial load
duke
parents:
diff changeset
1812 __ enter();
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1813 // -2 because return address is already present and so is saved rbp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1814 __ subptr(rsp, stack_size - 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1815
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1816 // Frame is now completed as far as size and linkage.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1817 int frame_complete = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
1818
17780
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
1819 if (UseRTMLocking) {
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
1820 // Abort RTM transaction before calling JNI
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
1821 // because critical section will be large and will be
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
1822 // aborted anyway. Also nmethod could be deoptimized.
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
1823 __ xabort(0);
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
1824 }
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
1825
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1826 // Calculate the difference between rsp and rbp,. We need to know it
a61af66fc99e Initial load
duke
parents:
diff changeset
1827 // after the native call because on windows Java Natives will pop
a61af66fc99e Initial load
duke
parents:
diff changeset
1828 // the arguments and it is painful to do rsp relative addressing
a61af66fc99e Initial load
duke
parents:
diff changeset
1829 // in a platform independent way. So after the call we switch to
a61af66fc99e Initial load
duke
parents:
diff changeset
1830 // rbp, relative addressing.
a61af66fc99e Initial load
duke
parents:
diff changeset
1831
a61af66fc99e Initial load
duke
parents:
diff changeset
1832 int fp_adjustment = stack_size - 2*wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
1833
a61af66fc99e Initial load
duke
parents:
diff changeset
1834 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
1835 // C2 may leave the stack dirty if not in SSE2+ mode
a61af66fc99e Initial load
duke
parents:
diff changeset
1836 if (UseSSE >= 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1837 __ verify_FPU(0, "c2i transition should have clean FPU stack");
a61af66fc99e Initial load
duke
parents:
diff changeset
1838 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1839 __ empty_FPU_stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1840 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1841 #endif /* COMPILER2 */
a61af66fc99e Initial load
duke
parents:
diff changeset
1842
a61af66fc99e Initial load
duke
parents:
diff changeset
1843 // Compute the rbp, offset for any slots used after the jni call
a61af66fc99e Initial load
duke
parents:
diff changeset
1844
a61af66fc99e Initial load
duke
parents:
diff changeset
1845 int lock_slot_rbp_offset = (lock_slot_offset*VMRegImpl::stack_slot_size) - fp_adjustment;
a61af66fc99e Initial load
duke
parents:
diff changeset
1846
a61af66fc99e Initial load
duke
parents:
diff changeset
1847 // We use rdi as a thread pointer because it is callee save and
a61af66fc99e Initial load
duke
parents:
diff changeset
1848 // if we load it once it is usable thru the entire wrapper
a61af66fc99e Initial load
duke
parents:
diff changeset
1849 const Register thread = rdi;
a61af66fc99e Initial load
duke
parents:
diff changeset
1850
a61af66fc99e Initial load
duke
parents:
diff changeset
1851 // We use rsi as the oop handle for the receiver/klass
a61af66fc99e Initial load
duke
parents:
diff changeset
1852 // It is callee save so it survives the call to native
a61af66fc99e Initial load
duke
parents:
diff changeset
1853
a61af66fc99e Initial load
duke
parents:
diff changeset
1854 const Register oop_handle_reg = rsi;
a61af66fc99e Initial load
duke
parents:
diff changeset
1855
a61af66fc99e Initial load
duke
parents:
diff changeset
1856 __ get_thread(thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
1857
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1858 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1859 check_needs_gc_for_critical_native(masm, thread, stack_slots, total_c_args, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1860 oop_handle_offset, oop_maps, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1861 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1862
a61af66fc99e Initial load
duke
parents:
diff changeset
1863 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1864 // We immediately shuffle the arguments so that any vm call we have to
a61af66fc99e Initial load
duke
parents:
diff changeset
1865 // make from here on out (sync slow path, jvmti, etc.) we will have
a61af66fc99e Initial load
duke
parents:
diff changeset
1866 // captured the oops from our caller and have a valid oopMap for
a61af66fc99e Initial load
duke
parents:
diff changeset
1867 // them.
a61af66fc99e Initial load
duke
parents:
diff changeset
1868
a61af66fc99e Initial load
duke
parents:
diff changeset
1869 // -----------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1870 // The Grand Shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
1871 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1872 // Natives require 1 or 2 extra arguments over the normal ones: the JNIEnv*
a61af66fc99e Initial load
duke
parents:
diff changeset
1873 // and, if static, the class mirror instead of a receiver. This pretty much
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 // guarantees that register layout will not match (and x86 doesn't use reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 // parms though amd does). Since the native abi doesn't use register args
a61af66fc99e Initial load
duke
parents:
diff changeset
1876 // and the java conventions does we don't have to worry about collisions.
a61af66fc99e Initial load
duke
parents:
diff changeset
1877 // All of our moved are reg->stack or stack->stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
1878 // We ignore the extra arguments during the shuffle and handle them at the
a61af66fc99e Initial load
duke
parents:
diff changeset
1879 // last moment. The shuffle is described by the two calling convention
a61af66fc99e Initial load
duke
parents:
diff changeset
1880 // vectors we have in our possession. We simply walk the java vector to
a61af66fc99e Initial load
duke
parents:
diff changeset
1881 // get the source locations and the c vector to get the destinations.
a61af66fc99e Initial load
duke
parents:
diff changeset
1882
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1883 int c_arg = is_critical_native ? 0 : (method->is_static() ? 2 : 1 );
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1884
a61af66fc99e Initial load
duke
parents:
diff changeset
1885 // Record rsp-based slot for receiver on stack for non-static methods
a61af66fc99e Initial load
duke
parents:
diff changeset
1886 int receiver_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1887
a61af66fc99e Initial load
duke
parents:
diff changeset
1888 // This is a trick. We double the stack slots so we can claim
a61af66fc99e Initial load
duke
parents:
diff changeset
1889 // the oops in the caller's frame. Since we are sure to have
a61af66fc99e Initial load
duke
parents:
diff changeset
1890 // more args than the caller doubling is enough to make
a61af66fc99e Initial load
duke
parents:
diff changeset
1891 // sure we can capture all the incoming oop args from the
a61af66fc99e Initial load
duke
parents:
diff changeset
1892 // caller.
a61af66fc99e Initial load
duke
parents:
diff changeset
1893 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1894 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
a61af66fc99e Initial load
duke
parents:
diff changeset
1895
a61af66fc99e Initial load
duke
parents:
diff changeset
1896 // Mark location of rbp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1897 // map->set_callee_saved(VMRegImpl::stack2reg( stack_slots - 2), stack_slots * 2, 0, rbp->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1898
a61af66fc99e Initial load
duke
parents:
diff changeset
1899 // We know that we only have args in at most two integer registers (rcx, rdx). So rax, rbx
a61af66fc99e Initial load
duke
parents:
diff changeset
1900 // Are free to temporaries if we have to do stack to steck moves.
a61af66fc99e Initial load
duke
parents:
diff changeset
1901 // All inbound args are referenced based on rbp, and all outbound args via rsp.
a61af66fc99e Initial load
duke
parents:
diff changeset
1902
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1903 for (int i = 0; i < total_in_args ; i++, c_arg++ ) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1904 switch (in_sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1905 case T_ARRAY:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1906 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1907 unpack_array_argument(masm, in_regs[i], in_elem_bt[i], out_regs[c_arg + 1], out_regs[c_arg]);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1908 c_arg++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1909 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1910 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1911 case T_OBJECT:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1912 assert(!is_critical_native, "no oop arguments");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1913 object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
a61af66fc99e Initial load
duke
parents:
diff changeset
1914 ((i == 0) && (!is_static)),
a61af66fc99e Initial load
duke
parents:
diff changeset
1915 &receiver_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
1916 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1917 case T_VOID:
a61af66fc99e Initial load
duke
parents:
diff changeset
1918 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1919
a61af66fc99e Initial load
duke
parents:
diff changeset
1920 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1921 float_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1922 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1923
a61af66fc99e Initial load
duke
parents:
diff changeset
1924 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1925 assert( i + 1 < total_in_args &&
a61af66fc99e Initial load
duke
parents:
diff changeset
1926 in_sig_bt[i + 1] == T_VOID &&
a61af66fc99e Initial load
duke
parents:
diff changeset
1927 out_sig_bt[c_arg+1] == T_VOID, "bad arg list");
a61af66fc99e Initial load
duke
parents:
diff changeset
1928 double_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1929 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1930
a61af66fc99e Initial load
duke
parents:
diff changeset
1931 case T_LONG :
a61af66fc99e Initial load
duke
parents:
diff changeset
1932 long_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1933 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1934
a61af66fc99e Initial load
duke
parents:
diff changeset
1935 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
a61af66fc99e Initial load
duke
parents:
diff changeset
1936
a61af66fc99e Initial load
duke
parents:
diff changeset
1937 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1938 simple_move32(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
1939 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1940 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1941
a61af66fc99e Initial load
duke
parents:
diff changeset
1942 // Pre-load a static method's oop into rsi. Used both by locking code and
a61af66fc99e Initial load
duke
parents:
diff changeset
1943 // the normal JNI call code.
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1944 if (method->is_static() && !is_critical_native) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1945
a61af66fc99e Initial load
duke
parents:
diff changeset
1946 // load opp into a register
6940
18fb7da42534 8000725: NPG: method_holder() and pool_holder() and pool_holder field should be InstanceKlass
coleenp
parents: 6792
diff changeset
1947 __ movoop(oop_handle_reg, JNIHandles::make_local(method->method_holder()->java_mirror()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1948
a61af66fc99e Initial load
duke
parents:
diff changeset
1949 // Now handlize the static class mirror it's known not-null.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1950 __ movptr(Address(rsp, klass_offset), oop_handle_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1951 map->set_oop(VMRegImpl::stack2reg(klass_slot_offset));
a61af66fc99e Initial load
duke
parents:
diff changeset
1952
a61af66fc99e Initial load
duke
parents:
diff changeset
1953 // Now get the handle
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1954 __ lea(oop_handle_reg, Address(rsp, klass_offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1955 // store the klass handle as second argument
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1956 __ movptr(Address(rsp, wordSize), oop_handle_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1957 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1958
a61af66fc99e Initial load
duke
parents:
diff changeset
1959 // Change state to native (we save the return address in the thread, since it might not
a61af66fc99e Initial load
duke
parents:
diff changeset
1960 // be pushed on the stack when we do a a stack traversal). It is enough that the pc()
a61af66fc99e Initial load
duke
parents:
diff changeset
1961 // points into the right code segment. It does not have to be the correct return pc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1962 // We use the same pc/oopMap repeatedly when we call out
a61af66fc99e Initial load
duke
parents:
diff changeset
1963
a61af66fc99e Initial load
duke
parents:
diff changeset
1964 intptr_t the_pc = (intptr_t) __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1965 oop_maps->add_gc_map(the_pc - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
1966
a61af66fc99e Initial load
duke
parents:
diff changeset
1967 __ set_last_Java_frame(thread, rsp, noreg, (address)the_pc);
a61af66fc99e Initial load
duke
parents:
diff changeset
1968
a61af66fc99e Initial load
duke
parents:
diff changeset
1969
a61af66fc99e Initial load
duke
parents:
diff changeset
1970 // We have all of the arguments setup at this point. We must not touch any register
a61af66fc99e Initial load
duke
parents:
diff changeset
1971 // argument registers at this point (what if we save/restore them there are no oop?
a61af66fc99e Initial load
duke
parents:
diff changeset
1972
a61af66fc99e Initial load
duke
parents:
diff changeset
1973 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1974 SkipIfEqual skip_if(masm, &DTraceMethodProbes, 0);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1975 __ mov_metadata(rax, method());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1976 __ call_VM_leaf(
a61af66fc99e Initial load
duke
parents:
diff changeset
1977 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
a61af66fc99e Initial load
duke
parents:
diff changeset
1978 thread, rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
1979 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1980
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1981 // RedefineClasses() tracing support for obsolete method entry
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1982 if (RC_TRACE_IN_RANGE(0x00001000, 0x00002000)) {
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1983 __ mov_metadata(rax, method());
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1984 __ call_VM_leaf(
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1985 CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1986 thread, rax);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1987 }
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
1988
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1989 // These are register definitions we need for locking/unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
1990 const Register swap_reg = rax; // Must use rax, for cmpxchg instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
1991 const Register obj_reg = rcx; // Will contain the oop
a61af66fc99e Initial load
duke
parents:
diff changeset
1992 const Register lock_reg = rdx; // Address of compiler lock object (BasicLock)
a61af66fc99e Initial load
duke
parents:
diff changeset
1993
a61af66fc99e Initial load
duke
parents:
diff changeset
1994 Label slow_path_lock;
a61af66fc99e Initial load
duke
parents:
diff changeset
1995 Label lock_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
1996
a61af66fc99e Initial load
duke
parents:
diff changeset
1997 // Lock a synchronized method
a61af66fc99e Initial load
duke
parents:
diff changeset
1998 if (method->is_synchronized()) {
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
1999 assert(!is_critical_native, "unhandled");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2000
a61af66fc99e Initial load
duke
parents:
diff changeset
2001
a61af66fc99e Initial load
duke
parents:
diff changeset
2002 const int mark_word_offset = BasicLock::displaced_header_offset_in_bytes();
a61af66fc99e Initial load
duke
parents:
diff changeset
2003
a61af66fc99e Initial load
duke
parents:
diff changeset
2004 // Get the handle (the 2nd argument)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2005 __ movptr(oop_handle_reg, Address(rsp, wordSize));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2006
a61af66fc99e Initial load
duke
parents:
diff changeset
2007 // Get address of the box
a61af66fc99e Initial load
duke
parents:
diff changeset
2008
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2009 __ lea(lock_reg, Address(rbp, lock_slot_rbp_offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2010
a61af66fc99e Initial load
duke
parents:
diff changeset
2011 // Load the oop from the handle
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2012 __ movptr(obj_reg, Address(oop_handle_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2013
a61af66fc99e Initial load
duke
parents:
diff changeset
2014 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2015 // Note that oop_handle_reg is trashed during this call
a61af66fc99e Initial load
duke
parents:
diff changeset
2016 __ biased_locking_enter(lock_reg, obj_reg, swap_reg, oop_handle_reg, false, lock_done, &slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2017 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2018
a61af66fc99e Initial load
duke
parents:
diff changeset
2019 // Load immediate 1 into swap_reg %rax,
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2020 __ movptr(swap_reg, 1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2021
a61af66fc99e Initial load
duke
parents:
diff changeset
2022 // Load (object->mark() | 1) into swap_reg %rax,
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2023 __ orptr(swap_reg, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2024
a61af66fc99e Initial load
duke
parents:
diff changeset
2025 // Save (object->mark() | 1) into BasicLock's displaced header
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2026 __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2027
a61af66fc99e Initial load
duke
parents:
diff changeset
2028 if (os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2029 __ lock();
a61af66fc99e Initial load
duke
parents:
diff changeset
2030 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2031
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 // src -> dest iff dest == rax, else rax, <- dest
a61af66fc99e Initial load
duke
parents:
diff changeset
2033 // *obj_reg = lock_reg iff *obj_reg == rax, else rax, = *(obj_reg)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2034 __ cmpxchgptr(lock_reg, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2035 __ jcc(Assembler::equal, lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2036
a61af66fc99e Initial load
duke
parents:
diff changeset
2037 // Test if the oopMark is an obvious stack pointer, i.e.,
a61af66fc99e Initial load
duke
parents:
diff changeset
2038 // 1) (mark & 3) == 0, and
a61af66fc99e Initial load
duke
parents:
diff changeset
2039 // 2) rsp <= mark < mark + os::pagesize()
a61af66fc99e Initial load
duke
parents:
diff changeset
2040 // These 3 tests can be done by evaluating the following
a61af66fc99e Initial load
duke
parents:
diff changeset
2041 // expression: ((mark - rsp) & (3 - os::vm_page_size())),
a61af66fc99e Initial load
duke
parents:
diff changeset
2042 // assuming both stack pointer and pagesize have their
a61af66fc99e Initial load
duke
parents:
diff changeset
2043 // least significant 2 bits clear.
a61af66fc99e Initial load
duke
parents:
diff changeset
2044 // NOTE: the oopMark is in swap_reg %rax, as the result of cmpxchg
a61af66fc99e Initial load
duke
parents:
diff changeset
2045
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2046 __ subptr(swap_reg, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2047 __ andptr(swap_reg, 3 - os::vm_page_size());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2048
a61af66fc99e Initial load
duke
parents:
diff changeset
2049 // Save the test result, for recursive case, the result is zero
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2050 __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2051 __ jcc(Assembler::notEqual, slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2052 // Slow path will re-enter here
a61af66fc99e Initial load
duke
parents:
diff changeset
2053 __ bind(lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2054
a61af66fc99e Initial load
duke
parents:
diff changeset
2055 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2056 // Re-fetch oop_handle_reg as we trashed it above
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2057 __ movptr(oop_handle_reg, Address(rsp, wordSize));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2058 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2059 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2060
a61af66fc99e Initial load
duke
parents:
diff changeset
2061
a61af66fc99e Initial load
duke
parents:
diff changeset
2062 // Finally just about ready to make the JNI call
a61af66fc99e Initial load
duke
parents:
diff changeset
2063
a61af66fc99e Initial load
duke
parents:
diff changeset
2064
a61af66fc99e Initial load
duke
parents:
diff changeset
2065 // get JNIEnv* which is first argument to native
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2066 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2067 __ lea(rdx, Address(thread, in_bytes(JavaThread::jni_environment_offset())));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2068 __ movptr(Address(rsp, 0), rdx);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2069 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2070
a61af66fc99e Initial load
duke
parents:
diff changeset
2071 // Now set thread in native
a61af66fc99e Initial load
duke
parents:
diff changeset
2072 __ movl(Address(thread, JavaThread::thread_state_offset()), _thread_in_native);
a61af66fc99e Initial load
duke
parents:
diff changeset
2073
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2074 __ call(RuntimeAddress(native_func));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2075
8873
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 7199
diff changeset
2076 // Verify or restore cpu control state after JNI call
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 7199
diff changeset
2077 __ restore_cpu_control_state_after_jni();
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 7199
diff changeset
2078
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2079 // WARNING - on Windows Java Natives use pascal calling convention and pop the
a61af66fc99e Initial load
duke
parents:
diff changeset
2080 // arguments off of the stack. We could just re-adjust the stack pointer here
a61af66fc99e Initial load
duke
parents:
diff changeset
2081 // and continue to do SP relative addressing but we instead switch to FP
a61af66fc99e Initial load
duke
parents:
diff changeset
2082 // relative addressing.
a61af66fc99e Initial load
duke
parents:
diff changeset
2083
a61af66fc99e Initial load
duke
parents:
diff changeset
2084 // Unpack native results.
a61af66fc99e Initial load
duke
parents:
diff changeset
2085 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2086 case T_BOOLEAN: __ c2bool(rax); break;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2087 case T_CHAR : __ andptr(rax, 0xFFFF); break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2088 case T_BYTE : __ sign_extend_byte (rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2089 case T_SHORT : __ sign_extend_short(rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2090 case T_INT : /* nothing to do */ break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2091 case T_DOUBLE :
a61af66fc99e Initial load
duke
parents:
diff changeset
2092 case T_FLOAT :
a61af66fc99e Initial load
duke
parents:
diff changeset
2093 // Result is in st0 we'll save as needed
a61af66fc99e Initial load
duke
parents:
diff changeset
2094 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2095 case T_ARRAY: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
2096 case T_OBJECT: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
2097 break; // can't de-handlize until after safepoint check
a61af66fc99e Initial load
duke
parents:
diff changeset
2098 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2099 case T_LONG: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2100 default : ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
2101 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2102
a61af66fc99e Initial load
duke
parents:
diff changeset
2103 // Switch thread to "native transition" state before reading the synchronization state.
a61af66fc99e Initial load
duke
parents:
diff changeset
2104 // This additional state is necessary because reading and testing the synchronization
a61af66fc99e Initial load
duke
parents:
diff changeset
2105 // state is not atomic w.r.t. GC, as this scenario demonstrates:
a61af66fc99e Initial load
duke
parents:
diff changeset
2106 // Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
a61af66fc99e Initial load
duke
parents:
diff changeset
2107 // VM thread changes sync state to synchronizing and suspends threads for GC.
a61af66fc99e Initial load
duke
parents:
diff changeset
2108 // Thread A is resumed to finish this native method, but doesn't block here since it
a61af66fc99e Initial load
duke
parents:
diff changeset
2109 // didn't see any synchronization is progress, and escapes.
a61af66fc99e Initial load
duke
parents:
diff changeset
2110 __ movl(Address(thread, JavaThread::thread_state_offset()), _thread_in_native_trans);
a61af66fc99e Initial load
duke
parents:
diff changeset
2111
a61af66fc99e Initial load
duke
parents:
diff changeset
2112 if(os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2113 if (UseMembar) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2114 // Force this write out before the read below
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2115 __ membar(Assembler::Membar_mask_bits(
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2116 Assembler::LoadLoad | Assembler::LoadStore |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2117 Assembler::StoreLoad | Assembler::StoreStore));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2118 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2119 // Write serialization page so VM thread can do a pseudo remote membar.
a61af66fc99e Initial load
duke
parents:
diff changeset
2120 // We use the current thread pointer to calculate a thread specific
a61af66fc99e Initial load
duke
parents:
diff changeset
2121 // offset to write to within the page. This minimizes bus traffic
a61af66fc99e Initial load
duke
parents:
diff changeset
2122 // due to cache line collision.
a61af66fc99e Initial load
duke
parents:
diff changeset
2123 __ serialize_memory(thread, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
2124 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2125 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2126
a61af66fc99e Initial load
duke
parents:
diff changeset
2127 if (AlwaysRestoreFPU) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2128 // Make sure the control word is correct.
a61af66fc99e Initial load
duke
parents:
diff changeset
2129 __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2130 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2131
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2132 Label after_transition;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2133
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2134 // check for safepoint operation in progress and/or pending suspend requests
a61af66fc99e Initial load
duke
parents:
diff changeset
2135 { Label Continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
2136
a61af66fc99e Initial load
duke
parents:
diff changeset
2137 __ cmp32(ExternalAddress((address)SafepointSynchronize::address_of_state()),
a61af66fc99e Initial load
duke
parents:
diff changeset
2138 SafepointSynchronize::_not_synchronized);
a61af66fc99e Initial load
duke
parents:
diff changeset
2139
a61af66fc99e Initial load
duke
parents:
diff changeset
2140 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2141 __ jcc(Assembler::notEqual, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2142 __ cmpl(Address(thread, JavaThread::suspend_flags_offset()), 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2143 __ jcc(Assembler::equal, Continue);
a61af66fc99e Initial load
duke
parents:
diff changeset
2144 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2145
a61af66fc99e Initial load
duke
parents:
diff changeset
2146 // Don't use call_VM as it will see a possible pending exception and forward it
a61af66fc99e Initial load
duke
parents:
diff changeset
2147 // and never return here preventing us from clearing _last_native_pc down below.
a61af66fc99e Initial load
duke
parents:
diff changeset
2148 // Also can't use call_VM_leaf either as it will check to see if rsi & rdi are
a61af66fc99e Initial load
duke
parents:
diff changeset
2149 // preserved and correspond to the bcp/locals pointers. So we do a runtime call
a61af66fc99e Initial load
duke
parents:
diff changeset
2150 // by hand.
a61af66fc99e Initial load
duke
parents:
diff changeset
2151 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2152 save_native_result(masm, ret_type, stack_slots);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2153 __ push(thread);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2154 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2155 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2156 JavaThread::check_special_condition_for_native_trans)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2157 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2158 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2159 JavaThread::check_special_condition_for_native_trans_and_transition)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2160 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2161 __ increment(rsp, wordSize);
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 // Restore any method result value
a61af66fc99e Initial load
duke
parents:
diff changeset
2163 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2164
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2165 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2166 // The call above performed the transition to thread_in_Java so
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2167 // skip the transition logic below.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2168 __ jmpb(after_transition);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2169 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2170
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2171 __ bind(Continue);
a61af66fc99e Initial load
duke
parents:
diff changeset
2172 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2173
a61af66fc99e Initial load
duke
parents:
diff changeset
2174 // change thread state
a61af66fc99e Initial load
duke
parents:
diff changeset
2175 __ movl(Address(thread, JavaThread::thread_state_offset()), _thread_in_Java);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2176 __ bind(after_transition);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2177
a61af66fc99e Initial load
duke
parents:
diff changeset
2178 Label reguard;
a61af66fc99e Initial load
duke
parents:
diff changeset
2179 Label reguard_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2180 __ cmpl(Address(thread, JavaThread::stack_guard_state_offset()), JavaThread::stack_guard_yellow_disabled);
a61af66fc99e Initial load
duke
parents:
diff changeset
2181 __ jcc(Assembler::equal, reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
2182
a61af66fc99e Initial load
duke
parents:
diff changeset
2183 // slow path reguard re-enters here
a61af66fc99e Initial load
duke
parents:
diff changeset
2184 __ bind(reguard_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2185
a61af66fc99e Initial load
duke
parents:
diff changeset
2186 // Handle possible exception (will unlock if necessary)
a61af66fc99e Initial load
duke
parents:
diff changeset
2187
a61af66fc99e Initial load
duke
parents:
diff changeset
2188 // native result if any is live
a61af66fc99e Initial load
duke
parents:
diff changeset
2189
a61af66fc99e Initial load
duke
parents:
diff changeset
2190 // Unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2191 Label slow_path_unlock;
a61af66fc99e Initial load
duke
parents:
diff changeset
2192 Label unlock_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2193 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2194
a61af66fc99e Initial load
duke
parents:
diff changeset
2195 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2196
a61af66fc99e Initial load
duke
parents:
diff changeset
2197 // Get locked oop from the handle we passed to jni
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2198 __ movptr(obj_reg, Address(oop_handle_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2199
a61af66fc99e Initial load
duke
parents:
diff changeset
2200 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2201 __ biased_locking_exit(obj_reg, rbx, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2202 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2203
a61af66fc99e Initial load
duke
parents:
diff changeset
2204 // Simple recursive lock?
a61af66fc99e Initial load
duke
parents:
diff changeset
2205
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2206 __ cmpptr(Address(rbp, lock_slot_rbp_offset), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2207 __ jcc(Assembler::equal, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2208
a61af66fc99e Initial load
duke
parents:
diff changeset
2209 // Must save rax, if if it is live now because cmpxchg must use it
a61af66fc99e Initial load
duke
parents:
diff changeset
2210 if (ret_type != T_FLOAT && ret_type != T_DOUBLE && ret_type != T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2211 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2212 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2213
a61af66fc99e Initial load
duke
parents:
diff changeset
2214 // get old displaced header
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2215 __ movptr(rbx, Address(rbp, lock_slot_rbp_offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2216
a61af66fc99e Initial load
duke
parents:
diff changeset
2217 // get address of the stack lock
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2218 __ lea(rax, Address(rbp, lock_slot_rbp_offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2219
a61af66fc99e Initial load
duke
parents:
diff changeset
2220 // Atomic swap old header if oop still contains the stack lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2221 if (os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2222 __ lock();
a61af66fc99e Initial load
duke
parents:
diff changeset
2223 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2224
a61af66fc99e Initial load
duke
parents:
diff changeset
2225 // src -> dest iff dest == rax, else rax, <- dest
a61af66fc99e Initial load
duke
parents:
diff changeset
2226 // *obj_reg = rbx, iff *obj_reg == rax, else rax, = *(obj_reg)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2227 __ cmpxchgptr(rbx, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2228 __ jcc(Assembler::notEqual, slow_path_unlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2229
a61af66fc99e Initial load
duke
parents:
diff changeset
2230 // slow path re-enters here
a61af66fc99e Initial load
duke
parents:
diff changeset
2231 __ bind(unlock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2232 if (ret_type != T_FLOAT && ret_type != T_DOUBLE && ret_type != T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2233 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2234 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2235
a61af66fc99e Initial load
duke
parents:
diff changeset
2236 __ bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2237
a61af66fc99e Initial load
duke
parents:
diff changeset
2238 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2239
a61af66fc99e Initial load
duke
parents:
diff changeset
2240 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2241 SkipIfEqual skip_if(masm, &DTraceMethodProbes, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2242 // Tell dtrace about this method exit
a61af66fc99e Initial load
duke
parents:
diff changeset
2243 save_native_result(masm, ret_type, stack_slots);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2244 __ mov_metadata(rax, method());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2245 __ call_VM_leaf(
a61af66fc99e Initial load
duke
parents:
diff changeset
2246 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
a61af66fc99e Initial load
duke
parents:
diff changeset
2247 thread, rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
2248 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2249 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2250
a61af66fc99e Initial load
duke
parents:
diff changeset
2251 // We can finally stop using that last_Java_frame we setup ages ago
a61af66fc99e Initial load
duke
parents:
diff changeset
2252
a61af66fc99e Initial load
duke
parents:
diff changeset
2253 __ reset_last_Java_frame(thread, false, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
2254
a61af66fc99e Initial load
duke
parents:
diff changeset
2255 // Unpack oop result
a61af66fc99e Initial load
duke
parents:
diff changeset
2256 if (ret_type == T_OBJECT || ret_type == T_ARRAY) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2257 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2258 __ cmpptr(rax, (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 __ jcc(Assembler::equal, L);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2260 __ movptr(rax, Address(rax, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2261 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2262 __ verify_oop(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
2263 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2264
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2265 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2266 // reset handle block
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2267 __ movptr(rcx, Address(thread, JavaThread::active_handles_offset()));
17850
2100bf712e2a 8039146: Fix 64-bit store to int JNIHandleBlock::_top
goetz
parents: 17810
diff changeset
2268 __ movl(Address(rcx, JNIHandleBlock::top_offset_in_bytes()), NULL_WORD);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2269
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2270 // Any exception pending?
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2271 __ cmpptr(Address(thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2272 __ jcc(Assembler::notEqual, exception_pending);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2273 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2274
a61af66fc99e Initial load
duke
parents:
diff changeset
2275 // no exception, we're almost done
a61af66fc99e Initial load
duke
parents:
diff changeset
2276
a61af66fc99e Initial load
duke
parents:
diff changeset
2277 // check that only result value is on FPU stack
a61af66fc99e Initial load
duke
parents:
diff changeset
2278 __ verify_FPU(ret_type == T_FLOAT || ret_type == T_DOUBLE ? 1 : 0, "native_wrapper normal exit");
a61af66fc99e Initial load
duke
parents:
diff changeset
2279
a61af66fc99e Initial load
duke
parents:
diff changeset
2280 // Fixup floating pointer results so that result looks like a return from a compiled method
a61af66fc99e Initial load
duke
parents:
diff changeset
2281 if (ret_type == T_FLOAT) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2282 if (UseSSE >= 1) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2283 // Pop st0 and store as float and reload into xmm register
a61af66fc99e Initial load
duke
parents:
diff changeset
2284 __ fstp_s(Address(rbp, -4));
a61af66fc99e Initial load
duke
parents:
diff changeset
2285 __ movflt(xmm0, Address(rbp, -4));
a61af66fc99e Initial load
duke
parents:
diff changeset
2286 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2287 } else if (ret_type == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2288 if (UseSSE >= 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2289 // Pop st0 and store as double and reload into xmm register
a61af66fc99e Initial load
duke
parents:
diff changeset
2290 __ fstp_d(Address(rbp, -8));
a61af66fc99e Initial load
duke
parents:
diff changeset
2291 __ movdbl(xmm0, Address(rbp, -8));
a61af66fc99e Initial load
duke
parents:
diff changeset
2292 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2293 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2294
a61af66fc99e Initial load
duke
parents:
diff changeset
2295 // Return
a61af66fc99e Initial load
duke
parents:
diff changeset
2296
a61af66fc99e Initial load
duke
parents:
diff changeset
2297 __ leave();
a61af66fc99e Initial load
duke
parents:
diff changeset
2298 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2299
a61af66fc99e Initial load
duke
parents:
diff changeset
2300 // Unexpected paths are out of line and go here
a61af66fc99e Initial load
duke
parents:
diff changeset
2301
a61af66fc99e Initial load
duke
parents:
diff changeset
2302 // Slow path locking & unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
2303 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2304
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 // BEGIN Slow path lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2306
a61af66fc99e Initial load
duke
parents:
diff changeset
2307 __ bind(slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2308
a61af66fc99e Initial load
duke
parents:
diff changeset
2309 // has last_Java_frame setup. No exceptions so do vanilla call not call_VM
a61af66fc99e Initial load
duke
parents:
diff changeset
2310 // args are (oop obj, BasicLock* lock, JavaThread* thread)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2311 __ push(thread);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2312 __ push(lock_reg);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2313 __ push(obj_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2314 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2315 __ addptr(rsp, 3*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2316
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2318 { Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2319 __ cmpptr(Address(thread, in_bytes(Thread::pending_exception_offset())), (int)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2320 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 __ stop("no pending exception allowed on exit from monitorenter");
a61af66fc99e Initial load
duke
parents:
diff changeset
2322 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2323 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2324 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2325 __ jmp(lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2326
a61af66fc99e Initial load
duke
parents:
diff changeset
2327 // END Slow path lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2328
a61af66fc99e Initial load
duke
parents:
diff changeset
2329 // BEGIN Slow path unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2330 __ bind(slow_path_unlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2331
a61af66fc99e Initial load
duke
parents:
diff changeset
2332 // Slow path unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2333
a61af66fc99e Initial load
duke
parents:
diff changeset
2334 if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2335 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2336 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2337 // Save pending exception around call to VM (which contains an EXCEPTION_MARK)
a61af66fc99e Initial load
duke
parents:
diff changeset
2338
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2339 __ pushptr(Address(thread, in_bytes(Thread::pending_exception_offset())));
512
db4caa99ef11 6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents: 304
diff changeset
2340 __ movptr(Address(thread, in_bytes(Thread::pending_exception_offset())), NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2341
a61af66fc99e Initial load
duke
parents:
diff changeset
2342
a61af66fc99e Initial load
duke
parents:
diff changeset
2343 // should be a peal
a61af66fc99e Initial load
duke
parents:
diff changeset
2344 // +wordSize because of the push above
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2345 __ lea(rax, Address(rbp, lock_slot_rbp_offset));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2346 __ push(rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2347
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2348 __ push(obj_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2349 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2350 __ addptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2351 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2352 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2353 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2354 __ cmpptr(Address(thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2355 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2356 __ stop("no pending exception allowed on exit complete_monitor_unlocking_C");
a61af66fc99e Initial load
duke
parents:
diff changeset
2357 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2358 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2359 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2360
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2361 __ popptr(Address(thread, in_bytes(Thread::pending_exception_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2362
a61af66fc99e Initial load
duke
parents:
diff changeset
2363 if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2364 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2365 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2366 __ jmp(unlock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2367 // END Slow path unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2368
a61af66fc99e Initial load
duke
parents:
diff changeset
2369 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2370
a61af66fc99e Initial load
duke
parents:
diff changeset
2371 // SLOW PATH Reguard the stack if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
2372
a61af66fc99e Initial load
duke
parents:
diff changeset
2373 __ bind(reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
2374 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2375 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2376 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages)));
a61af66fc99e Initial load
duke
parents:
diff changeset
2377 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2378 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2379 __ jmp(reguard_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2380
a61af66fc99e Initial load
duke
parents:
diff changeset
2381
a61af66fc99e Initial load
duke
parents:
diff changeset
2382 // BEGIN EXCEPTION PROCESSING
a61af66fc99e Initial load
duke
parents:
diff changeset
2383
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2384 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2385 // Forward the exception
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2386 __ bind(exception_pending);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2387
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2388 // remove possible return value from FPU register stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2389 __ empty_FPU_stack();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2390
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2391 // pop our frame
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2392 __ leave();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2393 // and forward the exception
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2394 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2395 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2396
a61af66fc99e Initial load
duke
parents:
diff changeset
2397 __ flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
2398
a61af66fc99e Initial load
duke
parents:
diff changeset
2399 nmethod *nm = nmethod::new_native_nmethod(method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2245
diff changeset
2400 compile_id,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2401 masm->code(),
a61af66fc99e Initial load
duke
parents:
diff changeset
2402 vep_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
2403 frame_complete,
a61af66fc99e Initial load
duke
parents:
diff changeset
2404 stack_slots / VMRegImpl::slots_per_word,
a61af66fc99e Initial load
duke
parents:
diff changeset
2405 (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
a61af66fc99e Initial load
duke
parents:
diff changeset
2406 in_ByteSize(lock_slot_offset*VMRegImpl::stack_slot_size),
a61af66fc99e Initial load
duke
parents:
diff changeset
2407 oop_maps);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2408
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2409 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2410 nm->set_lazy_critical_native(true);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2411 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 3931
diff changeset
2412
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2413 return nm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2414
a61af66fc99e Initial load
duke
parents:
diff changeset
2415 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2416
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2417 #ifdef HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2418 // ---------------------------------------------------------------------------
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2419 // Generate a dtrace nmethod for a given signature. The method takes arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2420 // in the Java compiled code convention, marshals them to the native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2421 // abi and then leaves nops at the position you would expect to call a native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2422 // function. When the probe is enabled the nops are replaced with a trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2423 // instruction that dtrace inserts and the trace will cause a notification
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2424 // to dtrace.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2425 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2426 // The probes are only able to take primitive types and java/lang/String as
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2427 // arguments. No other java types are allowed. Strings are converted to utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2428 // strings so that from dtrace point of view java strings are converted to C
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2429 // strings. There is an arbitrary fixed limit on the total space that a method
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2430 // can use for converting the strings. (256 chars per string in the signature).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2431 // So any java string larger then this is truncated.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2432
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2433 nmethod *SharedRuntime::generate_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2434 MacroAssembler *masm, methodHandle method) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2435
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2436 // generate_dtrace_nmethod is guarded by a mutex so we are sure to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2437 // be single threaded in this method.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2438 assert(AdapterHandlerLibrary_lock->owned_by_self(), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2439
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2440 // Fill in the signature array, for the calling-convention call.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2441 int total_args_passed = method->size_of_parameters();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2442
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2443 BasicType* in_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2444 VMRegPair *in_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2445
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2446 // The signature we are going to use for the trap that dtrace will see
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2447 // java/lang/String is converted. We drop "this" and any other object
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2448 // is converted to NULL. (A one-slot java/lang/Long object reference
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2449 // is converted to a two-slot long, which is why we double the allocation).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2450 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2451 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2452
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2453 int i=0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2454 int total_strings = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2455 int first_arg_to_pass = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2456 int total_c_args = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2457
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2458 if( !method->is_static() ) { // Pass in receiver first
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2459 in_sig_bt[i++] = T_OBJECT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2460 first_arg_to_pass = 1;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2461 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2462
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2463 // We need to convert the java args to where a native (non-jni) function
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2464 // would expect them. To figure out where they go we convert the java
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2465 // signature to a C signature.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2466
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2467 SignatureStream ss(method->signature());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2468 for ( ; !ss.at_return_type(); ss.next()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2469 BasicType bt = ss.type();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2470 in_sig_bt[i++] = bt; // Collect remaining bits of signature
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2471 out_sig_bt[total_c_args++] = bt;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2472 if( bt == T_OBJECT) {
2177
3582bf76420e 6990754: Use native memory and reference counting to implement SymbolTable
coleenp
parents: 1972
diff changeset
2473 Symbol* s = ss.as_symbol_or_null(); // symbol is created
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2474 if (s == vmSymbols::java_lang_String()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2475 total_strings++;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2476 out_sig_bt[total_c_args-1] = T_ADDRESS;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2477 } else if (s == vmSymbols::java_lang_Boolean() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2478 s == vmSymbols::java_lang_Character() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2479 s == vmSymbols::java_lang_Byte() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2480 s == vmSymbols::java_lang_Short() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2481 s == vmSymbols::java_lang_Integer() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2482 s == vmSymbols::java_lang_Float()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2483 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2484 } else if (s == vmSymbols::java_lang_Long() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2485 s == vmSymbols::java_lang_Double()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2486 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2487 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2488 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2489 } else if ( bt == T_LONG || bt == T_DOUBLE ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2490 in_sig_bt[i++] = T_VOID; // Longs & doubles take 2 Java slots
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2491 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2492 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2493 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2494
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2495 assert(i==total_args_passed, "validly parsed signature");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2496
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2497 // Now get the compiled-Java layout as input arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2498 int comp_args_on_stack;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2499 comp_args_on_stack = SharedRuntime::java_calling_convention(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2500 in_sig_bt, in_regs, total_args_passed, false);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2501
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2502 // Now figure out where the args must be stored and how much stack space
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2503 // they require (neglecting out_preserve_stack_slots).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2504
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2505 int out_arg_slots;
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 8873
diff changeset
2506 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, NULL, total_c_args);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2507
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2508 // Calculate the total number of stack slots we will need.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2509
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2510 // First count the abi requirement plus all of the outgoing args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2511 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2512
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2513 // Now space for the string(s) we must convert
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2514
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2515 int* string_locs = NEW_RESOURCE_ARRAY(int, total_strings + 1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2516 for (i = 0; i < total_strings ; i++) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2517 string_locs[i] = stack_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2518 stack_slots += max_dtrace_string_size / VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2519 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2520
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2521 // + 2 for return address (which we own) and saved rbp,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2522
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2523 stack_slots += 2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2524
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2525 // Ok The space we have allocated will look like:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2526 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2527 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2528 // FP-> | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2529 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2530 // | string[n] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2531 // |---------------------| <- string_locs[n]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2532 // | string[n-1] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2533 // |---------------------| <- string_locs[n-1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2534 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2535 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2536 // |---------------------| <- string_locs[1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2537 // | string[0] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2538 // |---------------------| <- string_locs[0]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2539 // | outbound memory |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2540 // | based arguments |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2541 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2542 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2543 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2544 // SP-> | out_preserved_slots |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2545 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2546 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2547
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2548 // Now compute actual number of stack words we need rounding to make
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2549 // stack properly aligned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2550 stack_slots = round_to(stack_slots, 2 * VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2551
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2552 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2553
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2554 intptr_t start = (intptr_t)__ pc();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2555
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2556 // First thing make an ic check to see if we should even be here
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2557
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2558 // We are free to use all registers as temps without saving them and
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2559 // restoring them except rbp. rbp, is the only callee save register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2560 // as far as the interpreter and the compiler(s) are concerned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2561
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2562 const Register ic_reg = rax;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2563 const Register receiver = rcx;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2564 Label hit;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2565 Label exception_pending;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2566
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2567
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2568 __ verify_oop(receiver);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2569 __ cmpl(ic_reg, Address(receiver, oopDesc::klass_offset_in_bytes()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2570 __ jcc(Assembler::equal, hit);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2571
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2572 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2573
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2574 // verified entry must be aligned for code patching.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2575 // and the first 5 bytes must be in the same cache line
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2576 // if we align at 8 then we will be sure 5 bytes are in the same line
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2577 __ align(8);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2578
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2579 __ bind(hit);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2580
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2581 int vep_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2582
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2583
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2584 // The instruction at the verified entry point must be 5 bytes or longer
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2585 // because it can be patched on the fly by make_non_entrant. The stack bang
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2586 // instruction fits that requirement.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2587
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2588 // Generate stack overflow check
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2589
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2590
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2591 if (UseStackBanging) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2592 if (stack_size <= StackShadowPages*os::vm_page_size()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2593 __ bang_stack_with_offset(StackShadowPages*os::vm_page_size());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2594 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2595 __ movl(rax, stack_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2596 __ bang_stack_size(rax, rbx);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2597 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2598 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2599 // need a 5 byte instruction to allow MT safe patching to non-entrant
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2600 __ fat_nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2601 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2602
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2603 assert(((int)__ pc() - start - vep_offset) >= 5,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2604 "valid size for make_non_entrant");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2605
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2606 // Generate a new frame for the wrapper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2607 __ enter();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2608
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2609 // -2 because return address is already present and so is saved rbp,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2610 if (stack_size - 2*wordSize != 0) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2611 __ subl(rsp, stack_size - 2*wordSize);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2612 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2613
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2614 // Frame is now completed as far a size and linkage.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2615
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2616 int frame_complete = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2617
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2618 // First thing we do store all the args as if we are doing the call.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2619 // Since the C calling convention is stack based that ensures that
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2620 // all the Java register args are stored before we need to convert any
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2621 // string we might have.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2622
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2623 int sid = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2624 int c_arg, j_arg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2625 int string_reg = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2626
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2627 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2628 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2629
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2630 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2631 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2632 assert(dst.first()->is_stack() || in_sig_bt[j_arg] == T_VOID,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2633 "stack based abi assumed");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2634
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2635 switch (in_sig_bt[j_arg]) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2636
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2637 case T_ARRAY:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2638 case T_OBJECT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2639 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2640 // Any register based arg for a java string after the first
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2641 // will be destroyed by the call to get_utf so we store
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2642 // the original value in the location the utf string address
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2643 // will eventually be stored.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2644 if (src.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2645 if (string_reg++ != 0) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2646 simple_move32(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2647 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2648 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2649 } else if (out_sig_bt[c_arg] == T_INT || out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2650 // need to unbox a one-word value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2651 Register in_reg = rax;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2652 if ( src.first()->is_reg() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2653 in_reg = src.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2654 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2655 simple_move32(masm, src, in_reg->as_VMReg());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2656 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2657 Label skipUnbox;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2658 __ movl(Address(rsp, reg2offset_out(dst.first())), NULL_WORD);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2659 if ( out_sig_bt[c_arg] == T_LONG ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2660 __ movl(Address(rsp, reg2offset_out(dst.second())), NULL_WORD);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2661 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2662 __ testl(in_reg, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2663 __ jcc(Assembler::zero, skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2664 assert(dst.first()->is_stack() &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2665 (!dst.second()->is_valid() || dst.second()->is_stack()),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2666 "value(s) must go into stack slots");
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2667
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2668 BasicType bt = out_sig_bt[c_arg];
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2669 int box_offset = java_lang_boxing_object::value_offset_in_bytes(bt);
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
2670 if ( bt == T_LONG ) {
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2671 __ movl(rbx, Address(in_reg,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2672 box_offset + VMRegImpl::stack_slot_size));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2673 __ movl(Address(rsp, reg2offset_out(dst.second())), rbx);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2674 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2675 __ movl(in_reg, Address(in_reg, box_offset));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2676 __ movl(Address(rsp, reg2offset_out(dst.first())), in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2677 __ bind(skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2678 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2679 // Convert the arg to NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2680 __ movl(Address(rsp, reg2offset_out(dst.first())), NULL_WORD);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2681 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2682 if (out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2683 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2684 ++c_arg; // Move over the T_VOID To keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2685 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2686 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2687
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2688 case T_VOID:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2689 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2690
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2691 case T_FLOAT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2692 float_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2693 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2694
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2695 case T_DOUBLE:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2696 assert( j_arg + 1 < total_args_passed &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2697 in_sig_bt[j_arg + 1] == T_VOID, "bad arg list");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2698 double_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2699 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2700
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2701 case T_LONG :
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2702 long_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2703 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2704
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2705 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2706
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2707 default:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2708 simple_move32(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2709 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2710 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2711
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2712 // Now we must convert any string we have to utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2713 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2714
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2715 for (sid = 0, j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2716 sid < total_strings ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2717
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2718 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2719
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2720 Address utf8_addr = Address(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2721 rsp, string_locs[sid++] * VMRegImpl::stack_slot_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2722 __ leal(rax, utf8_addr);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2723
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2724 // The first string we find might still be in the original java arg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2725 // register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2726 VMReg orig_loc = in_regs[j_arg].first();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2727 Register string_oop;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2728
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2729 // This is where the argument will eventually reside
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2730 Address dest = Address(rsp, reg2offset_out(out_regs[c_arg].first()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2731
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2732 if (sid == 1 && orig_loc->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2733 string_oop = orig_loc->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2734 assert(string_oop != rax, "smashed arg");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2735 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2736
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2737 if (orig_loc->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2738 // Get the copy of the jls object
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2739 __ movl(rcx, dest);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2740 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2741 // arg is still in the original location
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2742 __ movl(rcx, Address(rbp, reg2offset_in(orig_loc)));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2743 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2744 string_oop = rcx;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2745
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2746 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2747 Label nullString;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2748 __ movl(dest, NULL_WORD);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2749 __ testl(string_oop, string_oop);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2750 __ jcc(Assembler::zero, nullString);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2751
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2752 // Now we can store the address of the utf string as the argument
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2753 __ movl(dest, rax);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2754
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2755 // And do the conversion
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2756 __ call_VM_leaf(CAST_FROM_FN_PTR(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2757 address, SharedRuntime::get_utf), string_oop, rax);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2758 __ bind(nullString);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2759 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2760
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2761 if (in_sig_bt[j_arg] == T_OBJECT && out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2762 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2763 ++c_arg; // Move over the T_VOID To keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2764 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2765 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2766
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2767
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2768 // Ok now we are done. Need to place the nop that dtrace wants in order to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2769 // patch in the trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2770
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2771 int patch_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2772
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2773 __ nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2774
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2775
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2776 // Return
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2777
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2778 __ leave();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2779 __ ret(0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2780
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2781 __ flush();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2782
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2783 nmethod *nm = nmethod::new_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2784 method, masm->code(), vep_offset, patch_offset, frame_complete,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2785 stack_slots / VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2786 return nm;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2787
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2788 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2789
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2790 #endif // HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 0
diff changeset
2791
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2792 // this function returns the adjust size (in number of words) to a c2i adapter
a61af66fc99e Initial load
duke
parents:
diff changeset
2793 // activation for use during deoptimization
a61af66fc99e Initial load
duke
parents:
diff changeset
2794 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals ) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1187
diff changeset
2795 return (callee_locals - callee_parameters) * Interpreter::stackElementWords;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2796 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2797
a61af66fc99e Initial load
duke
parents:
diff changeset
2798
a61af66fc99e Initial load
duke
parents:
diff changeset
2799 uint SharedRuntime::out_preserve_stack_slots() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2800 return 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2801 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2802
a61af66fc99e Initial load
duke
parents:
diff changeset
2803 //------------------------------generate_deopt_blob----------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2804 void SharedRuntime::generate_deopt_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2805 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
2806 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2807 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
2808 CodeBuffer buffer("deopt_blob", 1024, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
2809 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
2810 int frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
2811 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
2812 // Account for the extra args we place on the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
2813 // by the time we call fetch_unroll_info
a61af66fc99e Initial load
duke
parents:
diff changeset
2814 const int additional_words = 2; // deopt kind, thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2815
a61af66fc99e Initial load
duke
parents:
diff changeset
2816 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
2817
a61af66fc99e Initial load
duke
parents:
diff changeset
2818 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2819 // This code enters when returning to a de-optimized nmethod. A return
a61af66fc99e Initial load
duke
parents:
diff changeset
2820 // address has been pushed on the the stack, and return values are in
a61af66fc99e Initial load
duke
parents:
diff changeset
2821 // registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
2822 // If we are doing a normal deopt then we were called from the patched
a61af66fc99e Initial load
duke
parents:
diff changeset
2823 // nmethod from the point we returned to the nmethod. So the return
a61af66fc99e Initial load
duke
parents:
diff changeset
2824 // address on the stack is wrong by NativeCall::instruction_size
a61af66fc99e Initial load
duke
parents:
diff changeset
2825 // We will adjust the value to it looks like we have the original return
a61af66fc99e Initial load
duke
parents:
diff changeset
2826 // address on the stack (like when we eagerly deoptimized).
a61af66fc99e Initial load
duke
parents:
diff changeset
2827 // In the case of an exception pending with deoptimized then we enter
a61af66fc99e Initial load
duke
parents:
diff changeset
2828 // with a return address on the stack that points after the call we patched
a61af66fc99e Initial load
duke
parents:
diff changeset
2829 // into the exception handler. We have the following register state:
a61af66fc99e Initial load
duke
parents:
diff changeset
2830 // rax,: exception
a61af66fc99e Initial load
duke
parents:
diff changeset
2831 // rbx,: exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
2832 // rdx: throwing pc
a61af66fc99e Initial load
duke
parents:
diff changeset
2833 // So in this case we simply jam rdx into the useless return address and
a61af66fc99e Initial load
duke
parents:
diff changeset
2834 // the stack looks just like we want.
a61af66fc99e Initial load
duke
parents:
diff changeset
2835 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2836 // At this point we need to de-opt. We save the argument return
a61af66fc99e Initial load
duke
parents:
diff changeset
2837 // registers. We call the first C routine, fetch_unroll_info(). This
a61af66fc99e Initial load
duke
parents:
diff changeset
2838 // routine captures the return values and returns a structure which
a61af66fc99e Initial load
duke
parents:
diff changeset
2839 // describes the current frame size and the sizes of all replacement frames.
a61af66fc99e Initial load
duke
parents:
diff changeset
2840 // The current frame is compiled code and may contain many inlined
a61af66fc99e Initial load
duke
parents:
diff changeset
2841 // functions, each with their own JVM state. We pop the current frame, then
a61af66fc99e Initial load
duke
parents:
diff changeset
2842 // push all the new frames. Then we call the C routine unpack_frames() to
a61af66fc99e Initial load
duke
parents:
diff changeset
2843 // populate these frames. Finally unpack_frames() returns us the new target
a61af66fc99e Initial load
duke
parents:
diff changeset
2844 // address. Notice that callee-save registers are BLOWN here; they have
a61af66fc99e Initial load
duke
parents:
diff changeset
2845 // already been captured in the vframeArray at the time the return PC was
a61af66fc99e Initial load
duke
parents:
diff changeset
2846 // patched.
a61af66fc99e Initial load
duke
parents:
diff changeset
2847 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2848 Label cont;
a61af66fc99e Initial load
duke
parents:
diff changeset
2849
a61af66fc99e Initial load
duke
parents:
diff changeset
2850 // Prolog for non exception case!
a61af66fc99e Initial load
duke
parents:
diff changeset
2851
a61af66fc99e Initial load
duke
parents:
diff changeset
2852 // Save everything in sight.
a61af66fc99e Initial load
duke
parents:
diff changeset
2853
926
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2854 map = RegisterSaver::save_live_registers(masm, additional_words, &frame_size_in_words, false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2855 // Normal deoptimization
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2856 __ push(Deoptimization::Unpack_deopt);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2857 __ jmp(cont);
a61af66fc99e Initial load
duke
parents:
diff changeset
2858
a61af66fc99e Initial load
duke
parents:
diff changeset
2859 int reexecute_offset = __ pc() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
2860
a61af66fc99e Initial load
duke
parents:
diff changeset
2861 // Reexecute case
a61af66fc99e Initial load
duke
parents:
diff changeset
2862 // return address is the pc describes what bci to do re-execute at
a61af66fc99e Initial load
duke
parents:
diff changeset
2863
a61af66fc99e Initial load
duke
parents:
diff changeset
2864 // No need to update map as each call to save_live_registers will produce identical oopmap
926
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2865 (void) RegisterSaver::save_live_registers(masm, additional_words, &frame_size_in_words, false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2866
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2867 __ push(Deoptimization::Unpack_reexecute);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2868 __ jmp(cont);
a61af66fc99e Initial load
duke
parents:
diff changeset
2869
a61af66fc99e Initial load
duke
parents:
diff changeset
2870 int exception_offset = __ pc() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
2871
a61af66fc99e Initial load
duke
parents:
diff changeset
2872 // Prolog for exception case
a61af66fc99e Initial load
duke
parents:
diff changeset
2873
a61af66fc99e Initial load
duke
parents:
diff changeset
2874 // all registers are dead at this entry point, except for rax, and
a61af66fc99e Initial load
duke
parents:
diff changeset
2875 // rdx which contain the exception oop and exception pc
a61af66fc99e Initial load
duke
parents:
diff changeset
2876 // respectively. Set them in TLS and fall thru to the
a61af66fc99e Initial load
duke
parents:
diff changeset
2877 // unpack_with_exception_in_tls entry point.
a61af66fc99e Initial load
duke
parents:
diff changeset
2878
a61af66fc99e Initial load
duke
parents:
diff changeset
2879 __ get_thread(rdi);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2880 __ movptr(Address(rdi, JavaThread::exception_pc_offset()), rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2881 __ movptr(Address(rdi, JavaThread::exception_oop_offset()), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2882
a61af66fc99e Initial load
duke
parents:
diff changeset
2883 int exception_in_tls_offset = __ pc() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
2884
a61af66fc99e Initial load
duke
parents:
diff changeset
2885 // new implementation because exception oop is now passed in JavaThread
a61af66fc99e Initial load
duke
parents:
diff changeset
2886
a61af66fc99e Initial load
duke
parents:
diff changeset
2887 // Prolog for exception case
a61af66fc99e Initial load
duke
parents:
diff changeset
2888 // All registers must be preserved because they might be used by LinearScan
a61af66fc99e Initial load
duke
parents:
diff changeset
2889 // Exceptiop oop and throwing PC are passed in JavaThread
a61af66fc99e Initial load
duke
parents:
diff changeset
2890 // tos: stack at point of call to method that threw the exception (i.e. only
a61af66fc99e Initial load
duke
parents:
diff changeset
2891 // args are on the stack, no return address)
a61af66fc99e Initial load
duke
parents:
diff changeset
2892
a61af66fc99e Initial load
duke
parents:
diff changeset
2893 // make room on stack for the return address
a61af66fc99e Initial load
duke
parents:
diff changeset
2894 // It will be patched later with the throwing pc. The correct value is not
a61af66fc99e Initial load
duke
parents:
diff changeset
2895 // available now because loading it from memory would destroy registers.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2896 __ push(0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2897
a61af66fc99e Initial load
duke
parents:
diff changeset
2898 // Save everything in sight.
a61af66fc99e Initial load
duke
parents:
diff changeset
2899
a61af66fc99e Initial load
duke
parents:
diff changeset
2900 // No need to update map as each call to save_live_registers will produce identical oopmap
926
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2901 (void) RegisterSaver::save_live_registers(masm, additional_words, &frame_size_in_words, false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2902
a61af66fc99e Initial load
duke
parents:
diff changeset
2903 // Now it is safe to overwrite any register
a61af66fc99e Initial load
duke
parents:
diff changeset
2904
a61af66fc99e Initial load
duke
parents:
diff changeset
2905 // store the correct deoptimization type
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2906 __ push(Deoptimization::Unpack_exception);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2907
a61af66fc99e Initial load
duke
parents:
diff changeset
2908 // load throwing pc from JavaThread and patch it as the return address
a61af66fc99e Initial load
duke
parents:
diff changeset
2909 // of the current frame. Then clear the field in JavaThread
a61af66fc99e Initial load
duke
parents:
diff changeset
2910 __ get_thread(rdi);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2911 __ movptr(rdx, Address(rdi, JavaThread::exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2912 __ movptr(Address(rbp, wordSize), rdx);
512
db4caa99ef11 6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents: 304
diff changeset
2913 __ movptr(Address(rdi, JavaThread::exception_pc_offset()), NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2914
a61af66fc99e Initial load
duke
parents:
diff changeset
2915 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2916 // verify that there is really an exception oop in JavaThread
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2917 __ movptr(rax, Address(rdi, JavaThread::exception_oop_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2918 __ verify_oop(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
2919
a61af66fc99e Initial load
duke
parents:
diff changeset
2920 // verify that there is no pending exception
a61af66fc99e Initial load
duke
parents:
diff changeset
2921 Label no_pending_exception;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2922 __ movptr(rax, Address(rdi, Thread::pending_exception_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2923 __ testptr(rax, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2924 __ jcc(Assembler::zero, no_pending_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
2925 __ stop("must not have pending exception here");
a61af66fc99e Initial load
duke
parents:
diff changeset
2926 __ bind(no_pending_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
2927 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2928
a61af66fc99e Initial load
duke
parents:
diff changeset
2929 __ bind(cont);
a61af66fc99e Initial load
duke
parents:
diff changeset
2930
a61af66fc99e Initial load
duke
parents:
diff changeset
2931 // Compiled code leaves the floating point stack dirty, empty it.
a61af66fc99e Initial load
duke
parents:
diff changeset
2932 __ empty_FPU_stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
2933
a61af66fc99e Initial load
duke
parents:
diff changeset
2934
a61af66fc99e Initial load
duke
parents:
diff changeset
2935 // Call C code. Need thread and this frame, but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
2936 // crud. We cannot block on this call, no GC can happen.
a61af66fc99e Initial load
duke
parents:
diff changeset
2937 __ get_thread(rcx);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2938 __ push(rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2939 // fetch_unroll_info needs to call last_java_frame()
a61af66fc99e Initial load
duke
parents:
diff changeset
2940 __ set_last_Java_frame(rcx, noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
2941
a61af66fc99e Initial load
duke
parents:
diff changeset
2942 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info)));
a61af66fc99e Initial load
duke
parents:
diff changeset
2943
a61af66fc99e Initial load
duke
parents:
diff changeset
2944 // Need to have an oopmap that tells fetch_unroll_info where to
a61af66fc99e Initial load
duke
parents:
diff changeset
2945 // find any register it might need.
a61af66fc99e Initial load
duke
parents:
diff changeset
2946
a61af66fc99e Initial load
duke
parents:
diff changeset
2947 oop_maps->add_gc_map( __ pc()-start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
2948
a61af66fc99e Initial load
duke
parents:
diff changeset
2949 // Discard arg to fetch_unroll_info
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2950 __ pop(rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2951
a61af66fc99e Initial load
duke
parents:
diff changeset
2952 __ get_thread(rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
2953 __ reset_last_Java_frame(rcx, false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
2954
a61af66fc99e Initial load
duke
parents:
diff changeset
2955 // Load UnrollBlock into EDI
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2956 __ mov(rdi, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2957
a61af66fc99e Initial load
duke
parents:
diff changeset
2958 // Move the unpack kind to a safe place in the UnrollBlock because
a61af66fc99e Initial load
duke
parents:
diff changeset
2959 // we are very short of registers
a61af66fc99e Initial load
duke
parents:
diff changeset
2960
a61af66fc99e Initial load
duke
parents:
diff changeset
2961 Address unpack_kind(rdi, Deoptimization::UnrollBlock::unpack_kind_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
2962 // retrieve the deopt kind from where we left it.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2963 __ pop(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2964 __ movl(unpack_kind, rax); // save the unpack_kind value
a61af66fc99e Initial load
duke
parents:
diff changeset
2965
a61af66fc99e Initial load
duke
parents:
diff changeset
2966 Label noException;
a61af66fc99e Initial load
duke
parents:
diff changeset
2967 __ cmpl(rax, Deoptimization::Unpack_exception); // Was exception pending?
a61af66fc99e Initial load
duke
parents:
diff changeset
2968 __ jcc(Assembler::notEqual, noException);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2969 __ movptr(rax, Address(rcx, JavaThread::exception_oop_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2970 __ movptr(rdx, Address(rcx, JavaThread::exception_pc_offset()));
512
db4caa99ef11 6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents: 304
diff changeset
2971 __ movptr(Address(rcx, JavaThread::exception_oop_offset()), NULL_WORD);
db4caa99ef11 6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents: 304
diff changeset
2972 __ movptr(Address(rcx, JavaThread::exception_pc_offset()), NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2973
a61af66fc99e Initial load
duke
parents:
diff changeset
2974 __ verify_oop(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
2975
a61af66fc99e Initial load
duke
parents:
diff changeset
2976 // Overwrite the result registers with the exception results.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2977 __ movptr(Address(rsp, RegisterSaver::raxOffset()*wordSize), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2978 __ movptr(Address(rsp, RegisterSaver::rdxOffset()*wordSize), rdx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2979
a61af66fc99e Initial load
duke
parents:
diff changeset
2980 __ bind(noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
2981
a61af66fc99e Initial load
duke
parents:
diff changeset
2982 // Stack is back to only having register save data on the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
2983 // Now restore the result registers. Everything else is either dead or captured
a61af66fc99e Initial load
duke
parents:
diff changeset
2984 // in the vframeArray.
a61af66fc99e Initial load
duke
parents:
diff changeset
2985
a61af66fc99e Initial load
duke
parents:
diff changeset
2986 RegisterSaver::restore_result_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
2987
926
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2988 // Non standard control word may be leaked out through a safepoint blob, and we can
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2989 // deopt at a poll point with the non standard control word. However, we should make
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2990 // sure the control word is correct after restore_result_registers.
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2991 __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
c8e2135f7e30 6829127: Deoptimization Failure on Specjvm98 _227_mtrt with -XX:+DeoptimizeALot since Hs11 b01
cfang
parents: 628
diff changeset
2992
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2993 // All of the register save area has been popped of the stack. Only the
a61af66fc99e Initial load
duke
parents:
diff changeset
2994 // return address remains.
a61af66fc99e Initial load
duke
parents:
diff changeset
2995
a61af66fc99e Initial load
duke
parents:
diff changeset
2996 // Pop all the frames we must move/replace.
a61af66fc99e Initial load
duke
parents:
diff changeset
2997 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2998 // Frame picture (youngest to oldest)
a61af66fc99e Initial load
duke
parents:
diff changeset
2999 // 1: self-frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3000 // 2: deopting frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3001 // 3: caller of deopting frame (could be compiled/interpreted).
a61af66fc99e Initial load
duke
parents:
diff changeset
3002 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3003 // Note: by leaving the return address of self-frame on the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
3004 // and using the size of frame 2 to adjust the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
3005 // when we are done the return to frame 3 will still be on the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
3006
a61af66fc99e Initial load
duke
parents:
diff changeset
3007 // Pop deoptimized frame
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3008 __ addptr(rsp, Address(rdi,Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3009
a61af66fc99e Initial load
duke
parents:
diff changeset
3010 // sp should be pointing at the return address to the caller (3)
a61af66fc99e Initial load
duke
parents:
diff changeset
3011
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3012 // Pick up the initial fp we should save
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3013 // restore rbp before stack bang because if stack overflow is thrown it needs to be pushed (and preserved)
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3014 __ movptr(rbp, Address(rdi, Deoptimization::UnrollBlock::initial_info_offset_in_bytes()));
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3015
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3016 #ifdef ASSERT
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3017 // Compilers generate code that bang the stack by as much as the
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3018 // interpreter would need. So this stack banging should never
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3019 // trigger a fault. Verify that it does not on non product builds.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3020 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3021 __ movl(rbx, Address(rdi ,Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3022 __ bang_stack_size(rbx, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3023 }
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3024 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3025
a61af66fc99e Initial load
duke
parents:
diff changeset
3026 // Load array of frame pcs into ECX
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3027 __ movptr(rcx,Address(rdi,Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3028
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3029 __ pop(rsi); // trash the old pc
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3030
a61af66fc99e Initial load
duke
parents:
diff changeset
3031 // Load array of frame sizes into ESI
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3032 __ movptr(rsi,Address(rdi,Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3033
a61af66fc99e Initial load
duke
parents:
diff changeset
3034 Address counter(rdi, Deoptimization::UnrollBlock::counter_temp_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3035
a61af66fc99e Initial load
duke
parents:
diff changeset
3036 __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3037 __ movl(counter, rbx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3038
a61af66fc99e Initial load
duke
parents:
diff changeset
3039 // Now adjust the caller's stack to make up for the extra locals
a61af66fc99e Initial load
duke
parents:
diff changeset
3040 // but record the original sp so that we can save it in the skeletal interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3041 // frame and the stack walking of interpreter_sender will get the unextended sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3042 // value and not the "real" sp value.
a61af66fc99e Initial load
duke
parents:
diff changeset
3043
a61af66fc99e Initial load
duke
parents:
diff changeset
3044 Address sp_temp(rdi, Deoptimization::UnrollBlock::sender_sp_temp_offset_in_bytes());
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3045 __ movptr(sp_temp, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3046 __ movl2ptr(rbx, Address(rdi, Deoptimization::UnrollBlock::caller_adjustment_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3047 __ subptr(rsp, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3048
a61af66fc99e Initial load
duke
parents:
diff changeset
3049 // Push interpreter frames in a loop
a61af66fc99e Initial load
duke
parents:
diff changeset
3050 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
3051 __ bind(loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3052 __ movptr(rbx, Address(rsi, 0)); // Load frame size
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3053 #ifdef CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3054 __ subptr(rbx, 4*wordSize); // we'll push pc and ebp by hand and
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3055 #ifdef ASSERT
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3056 __ push(0xDEADDEAD); // Make a recognizable pattern
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3057 __ push(0xDEADDEAD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3058 #else /* ASSERT */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3059 __ subptr(rsp, 2*wordSize); // skip the "static long no_param"
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3060 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
3061 #else /* CC_INTERP */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3062 __ subptr(rbx, 2*wordSize); // we'll push pc and rbp, by hand
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3063 #endif /* CC_INTERP */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3064 __ pushptr(Address(rcx, 0)); // save return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3065 __ enter(); // save old & set new rbp,
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3066 __ subptr(rsp, rbx); // Prolog!
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3067 __ movptr(rbx, sp_temp); // sender's sp
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3068 #ifdef CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3069 __ movptr(Address(rbp,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3070 -(sizeof(BytecodeInterpreter)) + in_bytes(byte_offset_of(BytecodeInterpreter, _sender_sp))),
a61af66fc99e Initial load
duke
parents:
diff changeset
3071 rbx); // Make it walkable
a61af66fc99e Initial load
duke
parents:
diff changeset
3072 #else /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
3073 // This value is corrected by layout_activation_impl
512
db4caa99ef11 6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents: 304
diff changeset
3074 __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), NULL_WORD);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3075 __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize), rbx); // Make it walkable
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3076 #endif /* CC_INTERP */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3077 __ movptr(sp_temp, rsp); // pass to next frame
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3078 __ addptr(rsi, wordSize); // Bump array pointer (sizes)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3079 __ addptr(rcx, wordSize); // Bump array pointer (pcs)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3080 __ decrementl(counter); // decrement counter
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3081 __ jcc(Assembler::notZero, loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3082 __ pushptr(Address(rcx, 0)); // save final return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3083
a61af66fc99e Initial load
duke
parents:
diff changeset
3084 // Re-push self-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3085 __ enter(); // save old & set new rbp,
a61af66fc99e Initial load
duke
parents:
diff changeset
3086
a61af66fc99e Initial load
duke
parents:
diff changeset
3087 // Return address and rbp, are in place
a61af66fc99e Initial load
duke
parents:
diff changeset
3088 // We'll push additional args later. Just allocate a full sized
a61af66fc99e Initial load
duke
parents:
diff changeset
3089 // register save area
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3090 __ subptr(rsp, (frame_size_in_words-additional_words - 2) * wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3091
a61af66fc99e Initial load
duke
parents:
diff changeset
3092 // Restore frame locals after moving the frame
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3093 __ movptr(Address(rsp, RegisterSaver::raxOffset()*wordSize), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3094 __ movptr(Address(rsp, RegisterSaver::rdxOffset()*wordSize), rdx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3095 __ fstp_d(Address(rsp, RegisterSaver::fpResultOffset()*wordSize)); // Pop float stack and store in local
a61af66fc99e Initial load
duke
parents:
diff changeset
3096 if( UseSSE>=2 ) __ movdbl(Address(rsp, RegisterSaver::xmm0Offset()*wordSize), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3097 if( UseSSE==1 ) __ movflt(Address(rsp, RegisterSaver::xmm0Offset()*wordSize), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3098
a61af66fc99e Initial load
duke
parents:
diff changeset
3099 // Set up the args to unpack_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3100
a61af66fc99e Initial load
duke
parents:
diff changeset
3101 __ pushl(unpack_kind); // get the unpack_kind value
a61af66fc99e Initial load
duke
parents:
diff changeset
3102 __ get_thread(rcx);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3103 __ push(rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3104
a61af66fc99e Initial load
duke
parents:
diff changeset
3105 // set last_Java_sp, last_Java_fp
a61af66fc99e Initial load
duke
parents:
diff changeset
3106 __ set_last_Java_frame(rcx, noreg, rbp, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3107
a61af66fc99e Initial load
duke
parents:
diff changeset
3108 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
3109 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
3110 // restore return values to their stack-slots with the new SP.
a61af66fc99e Initial load
duke
parents:
diff changeset
3111 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3112 // Set an oopmap for the call site
a61af66fc99e Initial load
duke
parents:
diff changeset
3113 oop_maps->add_gc_map( __ pc()-start, new OopMap( frame_size_in_words, 0 ));
a61af66fc99e Initial load
duke
parents:
diff changeset
3114
a61af66fc99e Initial load
duke
parents:
diff changeset
3115 // rax, contains the return result type
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3116 __ push(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3117
a61af66fc99e Initial load
duke
parents:
diff changeset
3118 __ get_thread(rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3119 __ reset_last_Java_frame(rcx, false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3120
a61af66fc99e Initial load
duke
parents:
diff changeset
3121 // Collect return values
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3122 __ movptr(rax,Address(rsp, (RegisterSaver::raxOffset() + additional_words + 1)*wordSize));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3123 __ movptr(rdx,Address(rsp, (RegisterSaver::rdxOffset() + additional_words + 1)*wordSize));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3124
a61af66fc99e Initial load
duke
parents:
diff changeset
3125 // Clear floating point stack before returning to interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3126 __ empty_FPU_stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
3127
a61af66fc99e Initial load
duke
parents:
diff changeset
3128 // Check if we should push the float or double return value.
a61af66fc99e Initial load
duke
parents:
diff changeset
3129 Label results_done, yes_double_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
3130 __ cmpl(Address(rsp, 0), T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
3131 __ jcc (Assembler::zero, yes_double_value);
a61af66fc99e Initial load
duke
parents:
diff changeset
3132 __ cmpl(Address(rsp, 0), T_FLOAT);
a61af66fc99e Initial load
duke
parents:
diff changeset
3133 __ jcc (Assembler::notZero, results_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3134
a61af66fc99e Initial load
duke
parents:
diff changeset
3135 // return float value as expected by interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3136 if( UseSSE>=1 ) __ movflt(xmm0, Address(rsp, (RegisterSaver::xmm0Offset() + additional_words + 1)*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
3137 else __ fld_d(Address(rsp, (RegisterSaver::fpResultOffset() + additional_words + 1)*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
3138 __ jmp(results_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3139
a61af66fc99e Initial load
duke
parents:
diff changeset
3140 // return double value as expected by interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3141 __ bind(yes_double_value);
a61af66fc99e Initial load
duke
parents:
diff changeset
3142 if( UseSSE>=2 ) __ movdbl(xmm0, Address(rsp, (RegisterSaver::xmm0Offset() + additional_words + 1)*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
3143 else __ fld_d(Address(rsp, (RegisterSaver::fpResultOffset() + additional_words + 1)*wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
3144
a61af66fc99e Initial load
duke
parents:
diff changeset
3145 __ bind(results_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
3146
a61af66fc99e Initial load
duke
parents:
diff changeset
3147 // Pop self-frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
3148 __ leave(); // Epilog!
a61af66fc99e Initial load
duke
parents:
diff changeset
3149
a61af66fc99e Initial load
duke
parents:
diff changeset
3150 // Jump to interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3151 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3152
a61af66fc99e Initial load
duke
parents:
diff changeset
3153 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3154 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3155 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3156
a61af66fc99e Initial load
duke
parents:
diff changeset
3157 _deopt_blob = DeoptimizationBlob::create( &buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3158 _deopt_blob->set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
3159 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3160
a61af66fc99e Initial load
duke
parents:
diff changeset
3161
a61af66fc99e Initial load
duke
parents:
diff changeset
3162 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3163 //------------------------------generate_uncommon_trap_blob--------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3164 void SharedRuntime::generate_uncommon_trap_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3165 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3166 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3167 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3168 CodeBuffer buffer("uncommon_trap_blob", 512, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3169 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3170
a61af66fc99e Initial load
duke
parents:
diff changeset
3171 enum frame_layout {
a61af66fc99e Initial load
duke
parents:
diff changeset
3172 arg0_off, // thread sp + 0 // Arg location for
a61af66fc99e Initial load
duke
parents:
diff changeset
3173 arg1_off, // unloaded_class_index sp + 1 // calling C
a61af66fc99e Initial load
duke
parents:
diff changeset
3174 // The frame sender code expects that rbp will be in the "natural" place and
a61af66fc99e Initial load
duke
parents:
diff changeset
3175 // will override any oopMap setting for it. We must therefore force the layout
a61af66fc99e Initial load
duke
parents:
diff changeset
3176 // so that it agrees with the frame sender code.
a61af66fc99e Initial load
duke
parents:
diff changeset
3177 rbp_off, // callee saved register sp + 2
a61af66fc99e Initial load
duke
parents:
diff changeset
3178 return_off, // slot for return address sp + 3
a61af66fc99e Initial load
duke
parents:
diff changeset
3179 framesize
a61af66fc99e Initial load
duke
parents:
diff changeset
3180 };
a61af66fc99e Initial load
duke
parents:
diff changeset
3181
a61af66fc99e Initial load
duke
parents:
diff changeset
3182 address start = __ pc();
17780
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3183
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3184 if (UseRTMLocking) {
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3185 // Abort RTM transaction before possible nmethod deoptimization.
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3186 __ xabort(0);
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3187 }
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3188
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3189 // Push self-frame.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3190 __ subptr(rsp, return_off*wordSize); // Epilog!
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3191
a61af66fc99e Initial load
duke
parents:
diff changeset
3192 // rbp, is an implicitly saved callee saved register (i.e. the calling
a61af66fc99e Initial load
duke
parents:
diff changeset
3193 // convention will save restore it in prolog/epilog) Other than that
a61af66fc99e Initial load
duke
parents:
diff changeset
3194 // there are no callee save registers no that adapter frames are gone.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3195 __ movptr(Address(rsp, rbp_off*wordSize), rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3196
a61af66fc99e Initial load
duke
parents:
diff changeset
3197 // Clear the floating point exception stack
a61af66fc99e Initial load
duke
parents:
diff changeset
3198 __ empty_FPU_stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
3199
a61af66fc99e Initial load
duke
parents:
diff changeset
3200 // set last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3201 __ get_thread(rdx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3202 __ set_last_Java_frame(rdx, noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3203
a61af66fc99e Initial load
duke
parents:
diff changeset
3204 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
3205 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
3206 // capture callee-saved registers as well as return values.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3207 __ movptr(Address(rsp, arg0_off*wordSize), rdx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3208 // argument already in ECX
a61af66fc99e Initial load
duke
parents:
diff changeset
3209 __ movl(Address(rsp, arg1_off*wordSize),rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3210 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::uncommon_trap)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3211
a61af66fc99e Initial load
duke
parents:
diff changeset
3212 // Set an oopmap for the call site
a61af66fc99e Initial load
duke
parents:
diff changeset
3213 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3214 OopMap* map = new OopMap( framesize, 0 );
a61af66fc99e Initial load
duke
parents:
diff changeset
3215 // No oopMap for rbp, it is known implicitly
a61af66fc99e Initial load
duke
parents:
diff changeset
3216
a61af66fc99e Initial load
duke
parents:
diff changeset
3217 oop_maps->add_gc_map( __ pc()-start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3218
a61af66fc99e Initial load
duke
parents:
diff changeset
3219 __ get_thread(rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3220
a61af66fc99e Initial load
duke
parents:
diff changeset
3221 __ reset_last_Java_frame(rcx, false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3222
a61af66fc99e Initial load
duke
parents:
diff changeset
3223 // Load UnrollBlock into EDI
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3224 __ movptr(rdi, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3225
a61af66fc99e Initial load
duke
parents:
diff changeset
3226 // Pop all the frames we must move/replace.
a61af66fc99e Initial load
duke
parents:
diff changeset
3227 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3228 // Frame picture (youngest to oldest)
a61af66fc99e Initial load
duke
parents:
diff changeset
3229 // 1: self-frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3230 // 2: deopting frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3231 // 3: caller of deopting frame (could be compiled/interpreted).
a61af66fc99e Initial load
duke
parents:
diff changeset
3232
a61af66fc99e Initial load
duke
parents:
diff changeset
3233 // Pop self-frame. We have no frame, and must rely only on EAX and ESP.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3234 __ addptr(rsp,(framesize-1)*wordSize); // Epilog!
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3235
a61af66fc99e Initial load
duke
parents:
diff changeset
3236 // Pop deoptimized frame
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3237 __ movl2ptr(rcx, Address(rdi,Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3238 __ addptr(rsp, rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3239
a61af66fc99e Initial load
duke
parents:
diff changeset
3240 // sp should be pointing at the return address to the caller (3)
a61af66fc99e Initial load
duke
parents:
diff changeset
3241
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3242 // Pick up the initial fp we should save
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3243 // restore rbp before stack bang because if stack overflow is thrown it needs to be pushed (and preserved)
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3244 __ movptr(rbp, Address(rdi, Deoptimization::UnrollBlock::initial_info_offset_in_bytes()));
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 8873
diff changeset
3245
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3246 #ifdef ASSERT
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3247 // Compilers generate code that bang the stack by as much as the
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3248 // interpreter would need. So this stack banging should never
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3249 // trigger a fault. Verify that it does not on non product builds.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3250 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3251 __ movl(rbx, Address(rdi ,Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3252 __ bang_stack_size(rbx, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3253 }
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3254 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3255
a61af66fc99e Initial load
duke
parents:
diff changeset
3256 // Load array of frame pcs into ECX
a61af66fc99e Initial load
duke
parents:
diff changeset
3257 __ movl(rcx,Address(rdi,Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3258
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3259 __ pop(rsi); // trash the pc
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3260
a61af66fc99e Initial load
duke
parents:
diff changeset
3261 // Load array of frame sizes into ESI
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3262 __ movptr(rsi,Address(rdi,Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3263
a61af66fc99e Initial load
duke
parents:
diff changeset
3264 Address counter(rdi, Deoptimization::UnrollBlock::counter_temp_offset_in_bytes());
a61af66fc99e Initial load
duke
parents:
diff changeset
3265
a61af66fc99e Initial load
duke
parents:
diff changeset
3266 __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3267 __ movl(counter, rbx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3268
a61af66fc99e Initial load
duke
parents:
diff changeset
3269 // Now adjust the caller's stack to make up for the extra locals
a61af66fc99e Initial load
duke
parents:
diff changeset
3270 // but record the original sp so that we can save it in the skeletal interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3271 // frame and the stack walking of interpreter_sender will get the unextended sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3272 // value and not the "real" sp value.
a61af66fc99e Initial load
duke
parents:
diff changeset
3273
a61af66fc99e Initial load
duke
parents:
diff changeset
3274 Address sp_temp(rdi, Deoptimization::UnrollBlock::sender_sp_temp_offset_in_bytes());
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3275 __ movptr(sp_temp, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3276 __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::caller_adjustment_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3277 __ subptr(rsp, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3278
a61af66fc99e Initial load
duke
parents:
diff changeset
3279 // Push interpreter frames in a loop
a61af66fc99e Initial load
duke
parents:
diff changeset
3280 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
3281 __ bind(loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3282 __ movptr(rbx, Address(rsi, 0)); // Load frame size
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3283 #ifdef CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3284 __ subptr(rbx, 4*wordSize); // we'll push pc and ebp by hand and
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3285 #ifdef ASSERT
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3286 __ push(0xDEADDEAD); // Make a recognizable pattern
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3287 __ push(0xDEADDEAD); // (parm to RecursiveInterpreter...)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3288 #else /* ASSERT */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3289 __ subptr(rsp, 2*wordSize); // skip the "static long no_param"
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3290 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
3291 #else /* CC_INTERP */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3292 __ subptr(rbx, 2*wordSize); // we'll push pc and rbp, by hand
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3293 #endif /* CC_INTERP */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3294 __ pushptr(Address(rcx, 0)); // save return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3295 __ enter(); // save old & set new rbp,
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3296 __ subptr(rsp, rbx); // Prolog!
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3297 __ movptr(rbx, sp_temp); // sender's sp
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3298 #ifdef CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3299 __ movptr(Address(rbp,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3300 -(sizeof(BytecodeInterpreter)) + in_bytes(byte_offset_of(BytecodeInterpreter, _sender_sp))),
a61af66fc99e Initial load
duke
parents:
diff changeset
3301 rbx); // Make it walkable
a61af66fc99e Initial load
duke
parents:
diff changeset
3302 #else /* CC_INTERP */
a61af66fc99e Initial load
duke
parents:
diff changeset
3303 // This value is corrected by layout_activation_impl
512
db4caa99ef11 6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents: 304
diff changeset
3304 __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), NULL_WORD );
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3305 __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize), rbx); // Make it walkable
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3306 #endif /* CC_INTERP */
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3307 __ movptr(sp_temp, rsp); // pass to next frame
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3308 __ addptr(rsi, wordSize); // Bump array pointer (sizes)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3309 __ addptr(rcx, wordSize); // Bump array pointer (pcs)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3310 __ decrementl(counter); // decrement counter
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3311 __ jcc(Assembler::notZero, loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3312 __ pushptr(Address(rcx, 0)); // save final return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3313
a61af66fc99e Initial load
duke
parents:
diff changeset
3314 // Re-push self-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3315 __ enter(); // save old & set new rbp,
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3316 __ subptr(rsp, (framesize-2) * wordSize); // Prolog!
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3317
a61af66fc99e Initial load
duke
parents:
diff changeset
3318
a61af66fc99e Initial load
duke
parents:
diff changeset
3319 // set last_Java_sp, last_Java_fp
a61af66fc99e Initial load
duke
parents:
diff changeset
3320 __ get_thread(rdi);
a61af66fc99e Initial load
duke
parents:
diff changeset
3321 __ set_last_Java_frame(rdi, noreg, rbp, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3322
a61af66fc99e Initial load
duke
parents:
diff changeset
3323 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
3324 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
3325 // restore return values to their stack-slots with the new SP.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3326 __ movptr(Address(rsp,arg0_off*wordSize),rdi);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3327 __ movl(Address(rsp,arg1_off*wordSize), Deoptimization::Unpack_uncommon_trap);
a61af66fc99e Initial load
duke
parents:
diff changeset
3328 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3329 // Set an oopmap for the call site
a61af66fc99e Initial load
duke
parents:
diff changeset
3330 oop_maps->add_gc_map( __ pc()-start, new OopMap( framesize, 0 ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
3331
a61af66fc99e Initial load
duke
parents:
diff changeset
3332 __ get_thread(rdi);
a61af66fc99e Initial load
duke
parents:
diff changeset
3333 __ reset_last_Java_frame(rdi, true, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3334
a61af66fc99e Initial load
duke
parents:
diff changeset
3335 // Pop self-frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
3336 __ leave(); // Epilog!
a61af66fc99e Initial load
duke
parents:
diff changeset
3337
a61af66fc99e Initial load
duke
parents:
diff changeset
3338 // Jump to interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3339 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3340
a61af66fc99e Initial load
duke
parents:
diff changeset
3341 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3342 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3343 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3344
a61af66fc99e Initial load
duke
parents:
diff changeset
3345 _uncommon_trap_blob = UncommonTrapBlob::create(&buffer, oop_maps, framesize);
a61af66fc99e Initial load
duke
parents:
diff changeset
3346 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3347 #endif // COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3348
a61af66fc99e Initial load
duke
parents:
diff changeset
3349 //------------------------------generate_handler_blob------
a61af66fc99e Initial load
duke
parents:
diff changeset
3350 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3351 // Generate a special Compile2Runtime blob that saves all registers,
a61af66fc99e Initial load
duke
parents:
diff changeset
3352 // setup oopmap, and calls safepoint code to stop the compiled code for
a61af66fc99e Initial load
duke
parents:
diff changeset
3353 // a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
3354 //
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3355 SafepointBlob* SharedRuntime::generate_handler_blob(address call_ptr, int poll_type) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3356
a61af66fc99e Initial load
duke
parents:
diff changeset
3357 // Account for thread arg in our frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3358 const int additional_words = 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3359 int frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3360
a61af66fc99e Initial load
duke
parents:
diff changeset
3361 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3362
a61af66fc99e Initial load
duke
parents:
diff changeset
3363 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3364 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3365 OopMap* map;
a61af66fc99e Initial load
duke
parents:
diff changeset
3366
a61af66fc99e Initial load
duke
parents:
diff changeset
3367 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3368 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3369 CodeBuffer buffer("handler_blob", 1024, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3370 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3371
a61af66fc99e Initial load
duke
parents:
diff changeset
3372 const Register java_thread = rdi; // callee-saved for VC++
a61af66fc99e Initial load
duke
parents:
diff changeset
3373 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
3374 address call_pc = NULL;
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3375 bool cause_return = (poll_type == POLL_AT_RETURN);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3376 bool save_vectors = (poll_type == POLL_AT_VECTOR_LOOP);
17780
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3377
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3378 if (UseRTMLocking) {
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3379 // Abort RTM transaction before calling runtime
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3380 // because critical section will be large and will be
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3381 // aborted anyway. Also nmethod could be deoptimized.
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3382 __ xabort(0);
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3383 }
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3384
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3385 // If cause_return is true we are at a poll_return and there is
a61af66fc99e Initial load
duke
parents:
diff changeset
3386 // the return address on the stack to the caller on the nmethod
a61af66fc99e Initial load
duke
parents:
diff changeset
3387 // that is safepoint. We can leave this return on the stack and
a61af66fc99e Initial load
duke
parents:
diff changeset
3388 // effectively complete the return and safepoint in the caller.
a61af66fc99e Initial load
duke
parents:
diff changeset
3389 // Otherwise we push space for a return address that the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
3390 // handler will install later to make the stack walking sensible.
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3391 if (!cause_return)
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3392 __ push(rbx); // Make room for return address (or push it again)
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3393
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3394 map = RegisterSaver::save_live_registers(masm, additional_words, &frame_size_in_words, false, save_vectors);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3395
a61af66fc99e Initial load
duke
parents:
diff changeset
3396 // The following is basically a call_VM. However, we need the precise
a61af66fc99e Initial load
duke
parents:
diff changeset
3397 // address of the call in order to generate an oopmap. Hence, we do all the
a61af66fc99e Initial load
duke
parents:
diff changeset
3398 // work ourselves.
a61af66fc99e Initial load
duke
parents:
diff changeset
3399
a61af66fc99e Initial load
duke
parents:
diff changeset
3400 // Push thread argument and setup last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3401 __ get_thread(java_thread);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3402 __ push(java_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3403 __ set_last_Java_frame(java_thread, noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3404
a61af66fc99e Initial load
duke
parents:
diff changeset
3405 // if this was not a poll_return then we need to correct the return address now.
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3406 if (!cause_return) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3407 __ movptr(rax, Address(java_thread, JavaThread::saved_exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3408 __ movptr(Address(rbp, wordSize), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3409 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3410
a61af66fc99e Initial load
duke
parents:
diff changeset
3411 // do the call
a61af66fc99e Initial load
duke
parents:
diff changeset
3412 __ call(RuntimeAddress(call_ptr));
a61af66fc99e Initial load
duke
parents:
diff changeset
3413
a61af66fc99e Initial load
duke
parents:
diff changeset
3414 // Set an oopmap for the call site. This oopmap will map all
a61af66fc99e Initial load
duke
parents:
diff changeset
3415 // oop-registers and debug-info registers as callee-saved. This
a61af66fc99e Initial load
duke
parents:
diff changeset
3416 // will allow deoptimization at this safepoint to find all possible
a61af66fc99e Initial load
duke
parents:
diff changeset
3417 // debug-info recordings, as well as let GC find all oops.
a61af66fc99e Initial load
duke
parents:
diff changeset
3418
a61af66fc99e Initial load
duke
parents:
diff changeset
3419 oop_maps->add_gc_map( __ pc() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3420
a61af66fc99e Initial load
duke
parents:
diff changeset
3421 // Discard arg
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3422 __ pop(rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3423
a61af66fc99e Initial load
duke
parents:
diff changeset
3424 Label noException;
a61af66fc99e Initial load
duke
parents:
diff changeset
3425
a61af66fc99e Initial load
duke
parents:
diff changeset
3426 // Clear last_Java_sp again
a61af66fc99e Initial load
duke
parents:
diff changeset
3427 __ get_thread(java_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
3428 __ reset_last_Java_frame(java_thread, false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3429
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3430 __ cmpptr(Address(java_thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3431 __ jcc(Assembler::equal, noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3432
a61af66fc99e Initial load
duke
parents:
diff changeset
3433 // Exception pending
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3434 RegisterSaver::restore_live_registers(masm, save_vectors);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3435
a61af66fc99e Initial load
duke
parents:
diff changeset
3436 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3437
a61af66fc99e Initial load
duke
parents:
diff changeset
3438 __ bind(noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3439
a61af66fc99e Initial load
duke
parents:
diff changeset
3440 // Normal exit, register restoring and exit
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3441 RegisterSaver::restore_live_registers(masm, save_vectors);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3442
a61af66fc99e Initial load
duke
parents:
diff changeset
3443 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3444
a61af66fc99e Initial load
duke
parents:
diff changeset
3445 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3446 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3447
a61af66fc99e Initial load
duke
parents:
diff changeset
3448 // Fill-out other meta info
a61af66fc99e Initial load
duke
parents:
diff changeset
3449 return SafepointBlob::create(&buffer, oop_maps, frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3450 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3451
a61af66fc99e Initial load
duke
parents:
diff changeset
3452 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3453 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
a61af66fc99e Initial load
duke
parents:
diff changeset
3454 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3455 // Generate a stub that calls into vm to find out the proper destination
a61af66fc99e Initial load
duke
parents:
diff changeset
3456 // of a java call. All the argument registers are live at this point
a61af66fc99e Initial load
duke
parents:
diff changeset
3457 // but since this is generic code we don't know what they are and the caller
a61af66fc99e Initial load
duke
parents:
diff changeset
3458 // must do any gc of the args.
a61af66fc99e Initial load
duke
parents:
diff changeset
3459 //
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3363
diff changeset
3460 RuntimeStub* SharedRuntime::generate_resolve_blob(address destination, const char* name) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3461 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3462
a61af66fc99e Initial load
duke
parents:
diff changeset
3463 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3464 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3465
a61af66fc99e Initial load
duke
parents:
diff changeset
3466 CodeBuffer buffer(name, 1000, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3467 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3468
a61af66fc99e Initial load
duke
parents:
diff changeset
3469 int frame_size_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3470 enum frame_layout {
a61af66fc99e Initial load
duke
parents:
diff changeset
3471 thread_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
3472 extra_words };
a61af66fc99e Initial load
duke
parents:
diff changeset
3473
a61af66fc99e Initial load
duke
parents:
diff changeset
3474 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3475 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3476
a61af66fc99e Initial load
duke
parents:
diff changeset
3477 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3478
a61af66fc99e Initial load
duke
parents:
diff changeset
3479 map = RegisterSaver::save_live_registers(masm, extra_words, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3480
a61af66fc99e Initial load
duke
parents:
diff changeset
3481 int frame_complete = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3482
a61af66fc99e Initial load
duke
parents:
diff changeset
3483 const Register thread = rdi;
a61af66fc99e Initial load
duke
parents:
diff changeset
3484 __ get_thread(rdi);
a61af66fc99e Initial load
duke
parents:
diff changeset
3485
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3486 __ push(thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3487 __ set_last_Java_frame(thread, noreg, rbp, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3488
a61af66fc99e Initial load
duke
parents:
diff changeset
3489 __ call(RuntimeAddress(destination));
a61af66fc99e Initial load
duke
parents:
diff changeset
3490
a61af66fc99e Initial load
duke
parents:
diff changeset
3491
a61af66fc99e Initial load
duke
parents:
diff changeset
3492 // Set an oopmap for the call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3493 // We need this not only for callee-saved registers, but also for volatile
a61af66fc99e Initial load
duke
parents:
diff changeset
3494 // registers that the compiler might be keeping live across a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
3495
a61af66fc99e Initial load
duke
parents:
diff changeset
3496 oop_maps->add_gc_map( __ offset() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3497
a61af66fc99e Initial load
duke
parents:
diff changeset
3498 // rax, contains the address we are going to jump to assuming no exception got installed
a61af66fc99e Initial load
duke
parents:
diff changeset
3499
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3500 __ addptr(rsp, wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3501
a61af66fc99e Initial load
duke
parents:
diff changeset
3502 // clear last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3503 __ reset_last_Java_frame(thread, true, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3504 // check for pending exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
3505 Label pending;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3506 __ cmpptr(Address(thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3507 __ jcc(Assembler::notEqual, pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3508
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3509 // get the returned Method*
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3510 __ get_vm_result_2(rbx, thread);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3511 __ movptr(Address(rsp, RegisterSaver::rbx_offset() * wordSize), rbx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3512
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3513 __ movptr(Address(rsp, RegisterSaver::rax_offset() * wordSize), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3514
a61af66fc99e Initial load
duke
parents:
diff changeset
3515 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3516
a61af66fc99e Initial load
duke
parents:
diff changeset
3517 // We are back the the original state on entry and ready to go.
a61af66fc99e Initial load
duke
parents:
diff changeset
3518
a61af66fc99e Initial load
duke
parents:
diff changeset
3519 __ jmp(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
3520
a61af66fc99e Initial load
duke
parents:
diff changeset
3521 // Pending exception after the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
3522
a61af66fc99e Initial load
duke
parents:
diff changeset
3523 __ bind(pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3524
a61af66fc99e Initial load
duke
parents:
diff changeset
3525 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3526
a61af66fc99e Initial load
duke
parents:
diff changeset
3527 // exception pending => remove activation and forward to exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3528
a61af66fc99e Initial load
duke
parents:
diff changeset
3529 __ get_thread(thread);
512
db4caa99ef11 6787106: Hotspot 32 bit build fails on platforms having different definitions for intptr_t & int32_t
xlu
parents: 304
diff changeset
3530 __ movptr(Address(thread, JavaThread::vm_result_offset()), NULL_WORD);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3531 __ movptr(rax, Address(thread, Thread::pending_exception_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3532 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3533
a61af66fc99e Initial load
duke
parents:
diff changeset
3534 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3535 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3536 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3537
a61af66fc99e Initial load
duke
parents:
diff changeset
3538 // return the blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3539 // frame_size_words or bytes??
a61af66fc99e Initial load
duke
parents:
diff changeset
3540 return RuntimeStub::new_runtime_stub(name, &buffer, frame_complete, frame_size_words, oop_maps, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
3541 }