annotate src/cpu/sparc/vm/vm_version_sparc.hpp @ 10:28372612af5e

6362677: Change parallel GC collector default number of parallel GC threads. Summary: Use the same default number of GC threads as used by ParNewGC and ConcMarkSweepGC (i.e., the 5/8th rule). Reviewed-by: ysr, tonyp
author jmasa
date Fri, 22 Feb 2008 17:17:14 -0800
parents a61af66fc99e
children d1605aabd0a1
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
a61af66fc99e Initial load
duke
parents:
diff changeset
2 * Copyright 1997-2007 Sun Microsystems, Inc. All Rights Reserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 class VM_Version: public Abstract_VM_Version {
a61af66fc99e Initial load
duke
parents:
diff changeset
26 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
27 enum Feature_Flag {
a61af66fc99e Initial load
duke
parents:
diff changeset
28 v8_instructions = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
29 hardware_int_muldiv = 1,
a61af66fc99e Initial load
duke
parents:
diff changeset
30 hardware_fsmuld = 2,
a61af66fc99e Initial load
duke
parents:
diff changeset
31 v9_instructions = 3,
a61af66fc99e Initial load
duke
parents:
diff changeset
32 vis1_instructions = 4,
a61af66fc99e Initial load
duke
parents:
diff changeset
33 vis2_instructions = 5,
a61af66fc99e Initial load
duke
parents:
diff changeset
34 sun4v_instructions = 6
a61af66fc99e Initial load
duke
parents:
diff changeset
35 };
a61af66fc99e Initial load
duke
parents:
diff changeset
36
a61af66fc99e Initial load
duke
parents:
diff changeset
37 enum Feature_Flag_Set {
a61af66fc99e Initial load
duke
parents:
diff changeset
38 unknown_m = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
39 all_features_m = -1,
a61af66fc99e Initial load
duke
parents:
diff changeset
40
a61af66fc99e Initial load
duke
parents:
diff changeset
41 v8_instructions_m = 1 << v8_instructions,
a61af66fc99e Initial load
duke
parents:
diff changeset
42 hardware_int_muldiv_m = 1 << hardware_int_muldiv,
a61af66fc99e Initial load
duke
parents:
diff changeset
43 hardware_fsmuld_m = 1 << hardware_fsmuld,
a61af66fc99e Initial load
duke
parents:
diff changeset
44 v9_instructions_m = 1 << v9_instructions,
a61af66fc99e Initial load
duke
parents:
diff changeset
45 vis1_instructions_m = 1 << vis1_instructions,
a61af66fc99e Initial load
duke
parents:
diff changeset
46 vis2_instructions_m = 1 << vis2_instructions,
a61af66fc99e Initial load
duke
parents:
diff changeset
47 sun4v_m = 1 << sun4v_instructions,
a61af66fc99e Initial load
duke
parents:
diff changeset
48
a61af66fc99e Initial load
duke
parents:
diff changeset
49 generic_v8_m = v8_instructions_m | hardware_int_muldiv_m | hardware_fsmuld_m,
a61af66fc99e Initial load
duke
parents:
diff changeset
50 generic_v9_m = generic_v8_m | v9_instructions_m | vis1_instructions_m,
a61af66fc99e Initial load
duke
parents:
diff changeset
51 ultra3_m = generic_v9_m | vis2_instructions_m,
a61af66fc99e Initial load
duke
parents:
diff changeset
52
a61af66fc99e Initial load
duke
parents:
diff changeset
53 // Temporary until we have something more accurate
a61af66fc99e Initial load
duke
parents:
diff changeset
54 niagara1_unique_m = sun4v_m,
a61af66fc99e Initial load
duke
parents:
diff changeset
55 niagara1_m = generic_v9_m | niagara1_unique_m
a61af66fc99e Initial load
duke
parents:
diff changeset
56 };
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58 static int _features;
a61af66fc99e Initial load
duke
parents:
diff changeset
59 static const char* _features_str;
a61af66fc99e Initial load
duke
parents:
diff changeset
60
a61af66fc99e Initial load
duke
parents:
diff changeset
61 static void print_features();
a61af66fc99e Initial load
duke
parents:
diff changeset
62 static int determine_features();
a61af66fc99e Initial load
duke
parents:
diff changeset
63 static int platform_features(int features);
a61af66fc99e Initial load
duke
parents:
diff changeset
64
a61af66fc99e Initial load
duke
parents:
diff changeset
65 static bool is_niagara1(int features) { return (features & niagara1_m) == niagara1_m; }
a61af66fc99e Initial load
duke
parents:
diff changeset
66
10
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
67 static int maximum_niagara1_processor_count() { return 32; }
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
68 // Returns true if the platform is in the niagara line and
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
69 // newer than the niagara1.
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
70 static bool is_niagara1_plus();
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
71
0
a61af66fc99e Initial load
duke
parents:
diff changeset
72 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
73 // Initialization
a61af66fc99e Initial load
duke
parents:
diff changeset
74 static void initialize();
a61af66fc99e Initial load
duke
parents:
diff changeset
75
a61af66fc99e Initial load
duke
parents:
diff changeset
76 // Instruction support
a61af66fc99e Initial load
duke
parents:
diff changeset
77 static bool has_v8() { return (_features & v8_instructions_m) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
78 static bool has_v9() { return (_features & v9_instructions_m) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
79 static bool has_hardware_int_muldiv() { return (_features & hardware_int_muldiv_m) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
80 static bool has_hardware_fsmuld() { return (_features & hardware_fsmuld_m) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
81 static bool has_vis1() { return (_features & vis1_instructions_m) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
82 static bool has_vis2() { return (_features & vis2_instructions_m) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
83
a61af66fc99e Initial load
duke
parents:
diff changeset
84 static bool supports_compare_and_exchange()
a61af66fc99e Initial load
duke
parents:
diff changeset
85 { return has_v9(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
86
a61af66fc99e Initial load
duke
parents:
diff changeset
87 static bool is_ultra3() { return (_features & ultra3_m) == ultra3_m; }
a61af66fc99e Initial load
duke
parents:
diff changeset
88 static bool is_sun4v() { return (_features & sun4v_m) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
89 static bool is_niagara1() { return is_niagara1(_features); }
a61af66fc99e Initial load
duke
parents:
diff changeset
90
a61af66fc99e Initial load
duke
parents:
diff changeset
91 static bool has_fast_fxtof() { return has_v9() && !is_ultra3(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
92
a61af66fc99e Initial load
duke
parents:
diff changeset
93 static const char* cpu_features() { return _features_str; }
a61af66fc99e Initial load
duke
parents:
diff changeset
94
a61af66fc99e Initial load
duke
parents:
diff changeset
95 static intx L1_data_cache_line_size() {
a61af66fc99e Initial load
duke
parents:
diff changeset
96 return 64; // default prefetch block size on sparc
a61af66fc99e Initial load
duke
parents:
diff changeset
97 }
a61af66fc99e Initial load
duke
parents:
diff changeset
98
a61af66fc99e Initial load
duke
parents:
diff changeset
99 // Prefetch
a61af66fc99e Initial load
duke
parents:
diff changeset
100 static intx prefetch_copy_interval_in_bytes() {
a61af66fc99e Initial load
duke
parents:
diff changeset
101 intx interval = PrefetchCopyIntervalInBytes;
a61af66fc99e Initial load
duke
parents:
diff changeset
102 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
103 }
a61af66fc99e Initial load
duke
parents:
diff changeset
104 static intx prefetch_scan_interval_in_bytes() {
a61af66fc99e Initial load
duke
parents:
diff changeset
105 intx interval = PrefetchScanIntervalInBytes;
a61af66fc99e Initial load
duke
parents:
diff changeset
106 return interval >= 0 ? interval : (has_v9() ? 512 : 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
107 }
a61af66fc99e Initial load
duke
parents:
diff changeset
108 static intx prefetch_fields_ahead() {
a61af66fc99e Initial load
duke
parents:
diff changeset
109 intx count = PrefetchFieldsAhead;
a61af66fc99e Initial load
duke
parents:
diff changeset
110 return count >= 0 ? count : (is_ultra3() ? 1 : 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
111 }
a61af66fc99e Initial load
duke
parents:
diff changeset
112
a61af66fc99e Initial load
duke
parents:
diff changeset
113 static intx allocate_prefetch_distance() {
a61af66fc99e Initial load
duke
parents:
diff changeset
114 // This method should be called before allocate_prefetch_style().
a61af66fc99e Initial load
duke
parents:
diff changeset
115 intx count = AllocatePrefetchDistance;
a61af66fc99e Initial load
duke
parents:
diff changeset
116 if (count < 0) { // default is not defined ?
a61af66fc99e Initial load
duke
parents:
diff changeset
117 count = 512;
a61af66fc99e Initial load
duke
parents:
diff changeset
118 }
a61af66fc99e Initial load
duke
parents:
diff changeset
119 return count;
a61af66fc99e Initial load
duke
parents:
diff changeset
120 }
a61af66fc99e Initial load
duke
parents:
diff changeset
121 static intx allocate_prefetch_style() {
a61af66fc99e Initial load
duke
parents:
diff changeset
122 assert(AllocatePrefetchStyle >= 0, "AllocatePrefetchStyle should be positive");
a61af66fc99e Initial load
duke
parents:
diff changeset
123 // Return 0 if AllocatePrefetchDistance was not defined.
a61af66fc99e Initial load
duke
parents:
diff changeset
124 return AllocatePrefetchDistance > 0 ? AllocatePrefetchStyle : 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
125 }
a61af66fc99e Initial load
duke
parents:
diff changeset
126
a61af66fc99e Initial load
duke
parents:
diff changeset
127 // Legacy
a61af66fc99e Initial load
duke
parents:
diff changeset
128 static bool v8_instructions_work() { return has_v8() && !has_v9(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
129 static bool v9_instructions_work() { return has_v9(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
130
a61af66fc99e Initial load
duke
parents:
diff changeset
131 // Assembler testing
a61af66fc99e Initial load
duke
parents:
diff changeset
132 static void allow_all();
a61af66fc99e Initial load
duke
parents:
diff changeset
133 static void revert();
a61af66fc99e Initial load
duke
parents:
diff changeset
134
a61af66fc99e Initial load
duke
parents:
diff changeset
135 // Override the Abstract_VM_Version implementation.
a61af66fc99e Initial load
duke
parents:
diff changeset
136 static uint page_size_count() { return is_sun4v() ? 4 : 2; }
10
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
137
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
138 // Calculates the number of parallel threads
28372612af5e 6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents: 0
diff changeset
139 static unsigned int calc_parallel_worker_threads();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
140 };