annotate src/share/vm/c1/c1_LIRAssembler.hpp @ 1791:3a294e483abc

6919069: client compiler needs to capture more profile information for tiered work Summary: Added profiling of instanceof and aastore. Reviewed-by: kvn, jrose, never
author iveresov
date Mon, 13 Sep 2010 12:10:49 -0700
parents d5d065957597
children f95d63e2154a
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1378
diff changeset
2 * Copyright (c) 2000, 2010, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1378
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1378
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1378
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 class Compilation;
a61af66fc99e Initial load
duke
parents:
diff changeset
26 class ScopeValue;
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 0
diff changeset
27 class BarrierSet;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
28
a61af66fc99e Initial load
duke
parents:
diff changeset
29 class LIR_Assembler: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
30 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
31 C1_MacroAssembler* _masm;
a61af66fc99e Initial load
duke
parents:
diff changeset
32 CodeStubList* _slow_case_stubs;
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 0
diff changeset
33 BarrierSet* _bs;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
34
a61af66fc99e Initial load
duke
parents:
diff changeset
35 Compilation* _compilation;
a61af66fc99e Initial load
duke
parents:
diff changeset
36 FrameMap* _frame_map;
a61af66fc99e Initial load
duke
parents:
diff changeset
37 BlockBegin* _current_block;
a61af66fc99e Initial load
duke
parents:
diff changeset
38
a61af66fc99e Initial load
duke
parents:
diff changeset
39 Instruction* _pending_non_safepoint;
a61af66fc99e Initial load
duke
parents:
diff changeset
40 int _pending_non_safepoint_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
41
1378
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1301
diff changeset
42 Label _unwind_handler_entry;
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1301
diff changeset
43
0
a61af66fc99e Initial load
duke
parents:
diff changeset
44 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
45 BlockList _branch_target_blocks;
a61af66fc99e Initial load
duke
parents:
diff changeset
46 void check_no_unbound_labels();
a61af66fc99e Initial load
duke
parents:
diff changeset
47 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
48
a61af66fc99e Initial load
duke
parents:
diff changeset
49 FrameMap* frame_map() const { return _frame_map; }
a61af66fc99e Initial load
duke
parents:
diff changeset
50
a61af66fc99e Initial load
duke
parents:
diff changeset
51 void set_current_block(BlockBegin* b) { _current_block = b; }
a61af66fc99e Initial load
duke
parents:
diff changeset
52 BlockBegin* current_block() const { return _current_block; }
a61af66fc99e Initial load
duke
parents:
diff changeset
53
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // non-safepoint debug info management
a61af66fc99e Initial load
duke
parents:
diff changeset
55 void flush_debug_info(int before_pc_offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
56 if (_pending_non_safepoint != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
57 if (_pending_non_safepoint_offset < before_pc_offset)
a61af66fc99e Initial load
duke
parents:
diff changeset
58 record_non_safepoint_debug_info();
a61af66fc99e Initial load
duke
parents:
diff changeset
59 _pending_non_safepoint = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
60 }
a61af66fc99e Initial load
duke
parents:
diff changeset
61 }
a61af66fc99e Initial load
duke
parents:
diff changeset
62 void process_debug_info(LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
63 void record_non_safepoint_debug_info();
a61af66fc99e Initial load
duke
parents:
diff changeset
64
a61af66fc99e Initial load
duke
parents:
diff changeset
65 // unified bailout support
a61af66fc99e Initial load
duke
parents:
diff changeset
66 void bailout(const char* msg) const { compilation()->bailout(msg); }
a61af66fc99e Initial load
duke
parents:
diff changeset
67 bool bailed_out() const { return compilation()->bailed_out(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
68
a61af66fc99e Initial load
duke
parents:
diff changeset
69 // code emission patterns and accessors
a61af66fc99e Initial load
duke
parents:
diff changeset
70 void check_codespace();
a61af66fc99e Initial load
duke
parents:
diff changeset
71 bool needs_icache(ciMethod* method) const;
a61af66fc99e Initial load
duke
parents:
diff changeset
72
a61af66fc99e Initial load
duke
parents:
diff changeset
73 // returns offset of icache check
a61af66fc99e Initial load
duke
parents:
diff changeset
74 int check_icache();
a61af66fc99e Initial load
duke
parents:
diff changeset
75
a61af66fc99e Initial load
duke
parents:
diff changeset
76 void jobject2reg(jobject o, Register reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
77 void jobject2reg_with_patching(Register reg, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
78
a61af66fc99e Initial load
duke
parents:
diff changeset
79 void emit_stubs(CodeStubList* stub_list);
a61af66fc99e Initial load
duke
parents:
diff changeset
80
a61af66fc99e Initial load
duke
parents:
diff changeset
81 // addresses
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
82 Address as_Address(LIR_Address* addr);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
83 Address as_Address_lo(LIR_Address* addr);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
84 Address as_Address_hi(LIR_Address* addr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
85
a61af66fc99e Initial load
duke
parents:
diff changeset
86 // debug information
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1378
diff changeset
87 void add_call_info(int pc_offset, CodeEmitInfo* cinfo);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
88 void add_debug_info_for_branch(CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
89 void add_debug_info_for_div0(int pc_offset, CodeEmitInfo* cinfo);
a61af66fc99e Initial load
duke
parents:
diff changeset
90 void add_debug_info_for_div0_here(CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
91 void add_debug_info_for_null_check(int pc_offset, CodeEmitInfo* cinfo);
a61af66fc99e Initial load
duke
parents:
diff changeset
92 void add_debug_info_for_null_check_here(CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
93
a61af66fc99e Initial load
duke
parents:
diff changeset
94 void set_24bit_FPU();
a61af66fc99e Initial load
duke
parents:
diff changeset
95 void reset_FPU();
a61af66fc99e Initial load
duke
parents:
diff changeset
96 void fpop();
a61af66fc99e Initial load
duke
parents:
diff changeset
97 void fxch(int i);
a61af66fc99e Initial load
duke
parents:
diff changeset
98 void fld(int i);
a61af66fc99e Initial load
duke
parents:
diff changeset
99 void ffree(int i);
a61af66fc99e Initial load
duke
parents:
diff changeset
100
a61af66fc99e Initial load
duke
parents:
diff changeset
101 void breakpoint();
a61af66fc99e Initial load
duke
parents:
diff changeset
102 void push(LIR_Opr opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
103 void pop(LIR_Opr opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
104
a61af66fc99e Initial load
duke
parents:
diff changeset
105 // patching
a61af66fc99e Initial load
duke
parents:
diff changeset
106 void append_patching_stub(PatchingStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
107 void patching_epilog(PatchingStub* patch, LIR_PatchCode patch_code, Register obj, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
108
a61af66fc99e Initial load
duke
parents:
diff changeset
109 void comp_op(LIR_Condition condition, LIR_Opr src, LIR_Opr result, LIR_Op2* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
110
a61af66fc99e Initial load
duke
parents:
diff changeset
111 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
112 LIR_Assembler(Compilation* c);
a61af66fc99e Initial load
duke
parents:
diff changeset
113 ~LIR_Assembler();
a61af66fc99e Initial load
duke
parents:
diff changeset
114 C1_MacroAssembler* masm() const { return _masm; }
a61af66fc99e Initial load
duke
parents:
diff changeset
115 Compilation* compilation() const { return _compilation; }
a61af66fc99e Initial load
duke
parents:
diff changeset
116 ciMethod* method() const { return compilation()->method(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
117
a61af66fc99e Initial load
duke
parents:
diff changeset
118 CodeOffsets* offsets() const { return _compilation->offsets(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
119 int code_offset() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
120 address pc() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
121
a61af66fc99e Initial load
duke
parents:
diff changeset
122 int initial_frame_size_in_bytes();
a61af66fc99e Initial load
duke
parents:
diff changeset
123
a61af66fc99e Initial load
duke
parents:
diff changeset
124 // test for constants which can be encoded directly in instructions
a61af66fc99e Initial load
duke
parents:
diff changeset
125 static bool is_small_constant(LIR_Opr opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
126
a61af66fc99e Initial load
duke
parents:
diff changeset
127 static LIR_Opr receiverOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
128 static LIR_Opr incomingReceiverOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
129 static LIR_Opr osrBufferPointer();
a61af66fc99e Initial load
duke
parents:
diff changeset
130
a61af66fc99e Initial load
duke
parents:
diff changeset
131 // stubs
a61af66fc99e Initial load
duke
parents:
diff changeset
132 void emit_slow_case_stubs();
a61af66fc99e Initial load
duke
parents:
diff changeset
133 void emit_static_call_stub();
a61af66fc99e Initial load
duke
parents:
diff changeset
134 void emit_code_stub(CodeStub* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
135 void add_call_info_here(CodeEmitInfo* info) { add_call_info(code_offset(), info); }
a61af66fc99e Initial load
duke
parents:
diff changeset
136
a61af66fc99e Initial load
duke
parents:
diff changeset
137 // code patterns
1204
18a389214829 6921352: JSR 292 needs its own deopt handler
twisti
parents: 1201
diff changeset
138 int emit_exception_handler();
1378
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1301
diff changeset
139 int emit_unwind_handler();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
140 void emit_exception_entries(ExceptionInfoList* info_list);
1204
18a389214829 6921352: JSR 292 needs its own deopt handler
twisti
parents: 1201
diff changeset
141 int emit_deopt_handler();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
142
a61af66fc99e Initial load
duke
parents:
diff changeset
143 void emit_code(BlockList* hir);
a61af66fc99e Initial load
duke
parents:
diff changeset
144 void emit_block(BlockBegin* block);
a61af66fc99e Initial load
duke
parents:
diff changeset
145 void emit_lir_list(LIR_List* list);
a61af66fc99e Initial load
duke
parents:
diff changeset
146
a61af66fc99e Initial load
duke
parents:
diff changeset
147 // any last minute peephole optimizations are performed here. In
a61af66fc99e Initial load
duke
parents:
diff changeset
148 // particular sparc uses this for delay slot filling.
a61af66fc99e Initial load
duke
parents:
diff changeset
149 void peephole(LIR_List* list);
a61af66fc99e Initial load
duke
parents:
diff changeset
150
a61af66fc99e Initial load
duke
parents:
diff changeset
151 void emit_string_compare(LIR_Opr left, LIR_Opr right, LIR_Opr dst, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
152
a61af66fc99e Initial load
duke
parents:
diff changeset
153 void return_op(LIR_Opr result);
a61af66fc99e Initial load
duke
parents:
diff changeset
154
a61af66fc99e Initial load
duke
parents:
diff changeset
155 // returns offset of poll instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
156 int safepoint_poll(LIR_Opr result, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
157
a61af66fc99e Initial load
duke
parents:
diff changeset
158 void const2reg (LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
159 void const2stack(LIR_Opr src, LIR_Opr dest);
a61af66fc99e Initial load
duke
parents:
diff changeset
160 void const2mem (LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
161 void reg2stack (LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack);
a61af66fc99e Initial load
duke
parents:
diff changeset
162 void reg2reg (LIR_Opr src, LIR_Opr dest);
a61af66fc99e Initial load
duke
parents:
diff changeset
163 void reg2mem (LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned);
a61af66fc99e Initial load
duke
parents:
diff changeset
164 void stack2reg (LIR_Opr src, LIR_Opr dest, BasicType type);
a61af66fc99e Initial load
duke
parents:
diff changeset
165 void stack2stack(LIR_Opr src, LIR_Opr dest, BasicType type);
a61af66fc99e Initial load
duke
parents:
diff changeset
166 void mem2reg (LIR_Opr src, LIR_Opr dest, BasicType type,
a61af66fc99e Initial load
duke
parents:
diff changeset
167 LIR_PatchCode patch_code = lir_patch_none,
a61af66fc99e Initial load
duke
parents:
diff changeset
168 CodeEmitInfo* info = NULL, bool unaligned = false);
a61af66fc99e Initial load
duke
parents:
diff changeset
169
a61af66fc99e Initial load
duke
parents:
diff changeset
170 void prefetchr (LIR_Opr src);
a61af66fc99e Initial load
duke
parents:
diff changeset
171 void prefetchw (LIR_Opr src);
a61af66fc99e Initial load
duke
parents:
diff changeset
172
a61af66fc99e Initial load
duke
parents:
diff changeset
173 void shift_op(LIR_Code code, LIR_Opr left, LIR_Opr count, LIR_Opr dest, LIR_Opr tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
174 void shift_op(LIR_Code code, LIR_Opr left, jint count, LIR_Opr dest);
a61af66fc99e Initial load
duke
parents:
diff changeset
175
a61af66fc99e Initial load
duke
parents:
diff changeset
176 void move_regs(Register from_reg, Register to_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
177 void swap_reg(Register a, Register b);
a61af66fc99e Initial load
duke
parents:
diff changeset
178
a61af66fc99e Initial load
duke
parents:
diff changeset
179 void emit_op0(LIR_Op0* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
180 void emit_op1(LIR_Op1* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
181 void emit_op2(LIR_Op2* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
182 void emit_op3(LIR_Op3* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
183 void emit_opBranch(LIR_OpBranch* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
184 void emit_opLabel(LIR_OpLabel* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
185 void emit_arraycopy(LIR_OpArrayCopy* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
186 void emit_opConvert(LIR_OpConvert* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
187 void emit_alloc_obj(LIR_OpAllocObj* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
188 void emit_alloc_array(LIR_OpAllocArray* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
189 void emit_opTypeCheck(LIR_OpTypeCheck* op);
1791
3a294e483abc 6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents: 1783
diff changeset
190 void emit_typecheck_helper(LIR_OpTypeCheck *op, Label* success, Label* failure, Label* obj_is_null);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
191 void emit_compare_and_swap(LIR_OpCompareAndSwap* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
192 void emit_lock(LIR_OpLock* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
193 void emit_call(LIR_OpJavaCall* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
194 void emit_rtcall(LIR_OpRTCall* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
195 void emit_profile_call(LIR_OpProfileCall* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
196 void emit_delay(LIR_OpDelay* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
197
a61af66fc99e Initial load
duke
parents:
diff changeset
198 void arith_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest, CodeEmitInfo* info, bool pop_fpu_stack);
a61af66fc99e Initial load
duke
parents:
diff changeset
199 void arithmetic_idiv(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr temp, LIR_Opr result, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
200 void intrinsic_op(LIR_Code code, LIR_Opr value, LIR_Opr unused, LIR_Opr dest, LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
201
a61af66fc99e Initial load
duke
parents:
diff changeset
202 void logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest);
a61af66fc99e Initial load
duke
parents:
diff changeset
203
a61af66fc99e Initial load
duke
parents:
diff changeset
204 void roundfp_op(LIR_Opr src, LIR_Opr tmp, LIR_Opr dest, bool pop_fpu_stack);
a61af66fc99e Initial load
duke
parents:
diff changeset
205 void move_op(LIR_Opr src, LIR_Opr result, BasicType type,
a61af66fc99e Initial load
duke
parents:
diff changeset
206 LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned);
a61af66fc99e Initial load
duke
parents:
diff changeset
207 void volatile_move_op(LIR_Opr src, LIR_Opr result, BasicType type, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
208 void comp_mem_op(LIR_Opr src, LIR_Opr result, BasicType type, CodeEmitInfo* info); // info set for null exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
209 void comp_fl2i(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr result, LIR_Op2* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
210 void cmove(LIR_Condition code, LIR_Opr left, LIR_Opr right, LIR_Opr result);
a61af66fc99e Initial load
duke
parents:
diff changeset
211
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1204
diff changeset
212 void call( LIR_OpJavaCall* op, relocInfo::relocType rtype);
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1204
diff changeset
213 void ic_call( LIR_OpJavaCall* op);
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1204
diff changeset
214 void vtable_call( LIR_OpJavaCall* op);
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1204
diff changeset
215
0
a61af66fc99e Initial load
duke
parents:
diff changeset
216 void osr_entry();
a61af66fc99e Initial load
duke
parents:
diff changeset
217
a61af66fc99e Initial load
duke
parents:
diff changeset
218 void build_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
219
1378
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1301
diff changeset
220 void throw_op(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info);
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1301
diff changeset
221 void unwind_op(LIR_Opr exceptionOop);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
222 void monitor_address(int monitor_ix, LIR_Opr dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
223
a61af66fc99e Initial load
duke
parents:
diff changeset
224 void align_backward_branch_target();
a61af66fc99e Initial load
duke
parents:
diff changeset
225 void align_call(LIR_Code code);
a61af66fc99e Initial load
duke
parents:
diff changeset
226
a61af66fc99e Initial load
duke
parents:
diff changeset
227 void negate(LIR_Opr left, LIR_Opr dest);
a61af66fc99e Initial load
duke
parents:
diff changeset
228 void leal(LIR_Opr left, LIR_Opr dest);
a61af66fc99e Initial load
duke
parents:
diff changeset
229
a61af66fc99e Initial load
duke
parents:
diff changeset
230 void rt_call(LIR_Opr result, address dest, const LIR_OprList* args, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
231
a61af66fc99e Initial load
duke
parents:
diff changeset
232 void membar();
a61af66fc99e Initial load
duke
parents:
diff changeset
233 void membar_acquire();
a61af66fc99e Initial load
duke
parents:
diff changeset
234 void membar_release();
a61af66fc99e Initial load
duke
parents:
diff changeset
235 void get_thread(LIR_Opr result);
a61af66fc99e Initial load
duke
parents:
diff changeset
236
a61af66fc99e Initial load
duke
parents:
diff changeset
237 void verify_oop_map(CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
238
a61af66fc99e Initial load
duke
parents:
diff changeset
239 #include "incls/_c1_LIRAssembler_pd.hpp.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
240 };