annotate src/os_cpu/solaris_sparc/vm/assembler_solaris_sparc.cpp @ 0:a61af66fc99e jdk7-b24

Initial load
author duke
date Sat, 01 Dec 2007 00:00:00 +0000
parents
children 1fdb98a17101
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
a61af66fc99e Initial load
duke
parents:
diff changeset
2 * Copyright 1999-2006 Sun Microsystems, Inc. All Rights Reserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
a61af66fc99e Initial load
duke
parents:
diff changeset
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
a61af66fc99e Initial load
duke
parents:
diff changeset
20 * CA 95054 USA or visit www.sun.com if you need additional information or
a61af66fc99e Initial load
duke
parents:
diff changeset
21 * have any questions.
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
a61af66fc99e Initial load
duke
parents:
diff changeset
25 #include "incls/_precompiled.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
26 #include "incls/_assembler_solaris_sparc.cpp.incl"
a61af66fc99e Initial load
duke
parents:
diff changeset
27
a61af66fc99e Initial load
duke
parents:
diff changeset
28 #include <sys/trap.h> // For trap numbers
a61af66fc99e Initial load
duke
parents:
diff changeset
29 #include <v9/sys/psr_compat.h> // For V8 compatibility
a61af66fc99e Initial load
duke
parents:
diff changeset
30
a61af66fc99e Initial load
duke
parents:
diff changeset
31 bool MacroAssembler::needs_explicit_null_check(intptr_t offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
32 // The first page of virtual addresses is unmapped on SPARC.
a61af66fc99e Initial load
duke
parents:
diff changeset
33 // Thus, any access the VM makes through a null pointer with an offset of
a61af66fc99e Initial load
duke
parents:
diff changeset
34 // less than 4K will get a recognizable SIGSEGV, which the signal handler
a61af66fc99e Initial load
duke
parents:
diff changeset
35 // will transform into a NullPointerException.
a61af66fc99e Initial load
duke
parents:
diff changeset
36 // (Actually, the first 64K or so is unmapped, but it's simpler
a61af66fc99e Initial load
duke
parents:
diff changeset
37 // to depend only on the first 4K or so.)
a61af66fc99e Initial load
duke
parents:
diff changeset
38
a61af66fc99e Initial load
duke
parents:
diff changeset
39 bool offset_in_first_page = 0 <= offset && offset < os::vm_page_size();
a61af66fc99e Initial load
duke
parents:
diff changeset
40 return !offset_in_first_page;
a61af66fc99e Initial load
duke
parents:
diff changeset
41 }
a61af66fc99e Initial load
duke
parents:
diff changeset
42
a61af66fc99e Initial load
duke
parents:
diff changeset
43 void MacroAssembler::read_ccr_trap(Register ccr_save) {
a61af66fc99e Initial load
duke
parents:
diff changeset
44 // Execute a trap to get the PSR, mask and shift
a61af66fc99e Initial load
duke
parents:
diff changeset
45 // to get the condition codes.
a61af66fc99e Initial load
duke
parents:
diff changeset
46 get_psr_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
47 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
48 set(PSR_ICC, ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
49 and3(O0, ccr_save, ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
50 srl(ccr_save, PSR_ICC_SHIFT, ccr_save);
a61af66fc99e Initial load
duke
parents:
diff changeset
51 }
a61af66fc99e Initial load
duke
parents:
diff changeset
52
a61af66fc99e Initial load
duke
parents:
diff changeset
53 void MacroAssembler::write_ccr_trap(Register ccr_save, Register scratch1, Register scratch2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // Execute a trap to get the PSR, shift back
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // the condition codes, mask the condition codes
a61af66fc99e Initial load
duke
parents:
diff changeset
56 // back into and PSR and trap to write back the
a61af66fc99e Initial load
duke
parents:
diff changeset
57 // PSR.
a61af66fc99e Initial load
duke
parents:
diff changeset
58 sll(ccr_save, PSR_ICC_SHIFT, scratch2);
a61af66fc99e Initial load
duke
parents:
diff changeset
59 get_psr_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
60 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
61 set(~PSR_ICC, scratch1);
a61af66fc99e Initial load
duke
parents:
diff changeset
62 and3(O0, scratch1, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
63 or3(O0, scratch2, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
64 set_psr_trap();
a61af66fc99e Initial load
duke
parents:
diff changeset
65 nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
66 }
a61af66fc99e Initial load
duke
parents:
diff changeset
67
a61af66fc99e Initial load
duke
parents:
diff changeset
68 void MacroAssembler::flush_windows_trap() { trap(ST_FLUSH_WINDOWS); }
a61af66fc99e Initial load
duke
parents:
diff changeset
69 void MacroAssembler::clean_windows_trap() { trap(ST_CLEAN_WINDOWS); }
a61af66fc99e Initial load
duke
parents:
diff changeset
70 void MacroAssembler::get_psr_trap() { trap(ST_GETPSR); }
a61af66fc99e Initial load
duke
parents:
diff changeset
71 void MacroAssembler::set_psr_trap() { trap(ST_SETPSR); }