0
|
1 /*
|
|
2 * Copyright 1999-2006 Sun Microsystems, Inc. All Rights Reserved.
|
|
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
|
|
4 *
|
|
5 * This code is free software; you can redistribute it and/or modify it
|
|
6 * under the terms of the GNU General Public License version 2 only, as
|
|
7 * published by the Free Software Foundation.
|
|
8 *
|
|
9 * This code is distributed in the hope that it will be useful, but WITHOUT
|
|
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
12 * version 2 for more details (a copy is included in the LICENSE file that
|
|
13 * accompanied this code).
|
|
14 *
|
|
15 * You should have received a copy of the GNU General Public License version
|
|
16 * 2 along with this work; if not, write to the Free Software Foundation,
|
|
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
18 *
|
|
19 * Please contact Sun Microsystems, Inc., 4150 Network Circle, Santa Clara,
|
|
20 * CA 95054 USA or visit www.sun.com if you need additional information or
|
|
21 * have any questions.
|
|
22 *
|
|
23 */
|
|
24
|
|
25 #include "incls/_precompiled.incl"
|
|
26 #include "incls/_assembler_solaris_sparc.cpp.incl"
|
|
27
|
|
28 #include <sys/trap.h> // For trap numbers
|
|
29 #include <v9/sys/psr_compat.h> // For V8 compatibility
|
|
30
|
|
31 bool MacroAssembler::needs_explicit_null_check(intptr_t offset) {
|
|
32 // The first page of virtual addresses is unmapped on SPARC.
|
|
33 // Thus, any access the VM makes through a null pointer with an offset of
|
|
34 // less than 4K will get a recognizable SIGSEGV, which the signal handler
|
|
35 // will transform into a NullPointerException.
|
|
36 // (Actually, the first 64K or so is unmapped, but it's simpler
|
|
37 // to depend only on the first 4K or so.)
|
|
38
|
|
39 bool offset_in_first_page = 0 <= offset && offset < os::vm_page_size();
|
|
40 return !offset_in_first_page;
|
|
41 }
|
|
42
|
|
43 void MacroAssembler::read_ccr_trap(Register ccr_save) {
|
|
44 // Execute a trap to get the PSR, mask and shift
|
|
45 // to get the condition codes.
|
|
46 get_psr_trap();
|
|
47 nop();
|
|
48 set(PSR_ICC, ccr_save);
|
|
49 and3(O0, ccr_save, ccr_save);
|
|
50 srl(ccr_save, PSR_ICC_SHIFT, ccr_save);
|
|
51 }
|
|
52
|
|
53 void MacroAssembler::write_ccr_trap(Register ccr_save, Register scratch1, Register scratch2) {
|
|
54 // Execute a trap to get the PSR, shift back
|
|
55 // the condition codes, mask the condition codes
|
|
56 // back into and PSR and trap to write back the
|
|
57 // PSR.
|
|
58 sll(ccr_save, PSR_ICC_SHIFT, scratch2);
|
|
59 get_psr_trap();
|
|
60 nop();
|
|
61 set(~PSR_ICC, scratch1);
|
|
62 and3(O0, scratch1, O0);
|
|
63 or3(O0, scratch2, O0);
|
|
64 set_psr_trap();
|
|
65 nop();
|
|
66 }
|
|
67
|
|
68 void MacroAssembler::flush_windows_trap() { trap(ST_FLUSH_WINDOWS); }
|
|
69 void MacroAssembler::clean_windows_trap() { trap(ST_CLEAN_WINDOWS); }
|
|
70 void MacroAssembler::get_psr_trap() { trap(ST_GETPSR); }
|
|
71 void MacroAssembler::set_psr_trap() { trap(ST_SETPSR); }
|