Mercurial > hg > truffle
annotate src/cpu/sparc/vm/c1_LIRAssembler_sparc.hpp @ 1972:f95d63e2154a
6989984: Use standard include model for Hospot
Summary: Replaced MakeDeps and the includeDB files with more standardized solutions.
Reviewed-by: coleenp, kvn, kamg
| author | stefank |
|---|---|
| date | Tue, 23 Nov 2010 13:22:55 -0800 |
| parents | 3a294e483abc |
| children | ac637b7220d1 |
| rev | line source |
|---|---|
| 0 | 1 /* |
| 1783 | 2 * Copyright (c) 2000, 2010, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 * | |
| 5 * This code is free software; you can redistribute it and/or modify it | |
| 6 * under the terms of the GNU General Public License version 2 only, as | |
| 7 * published by the Free Software Foundation. | |
| 8 * | |
| 9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 * version 2 for more details (a copy is included in the LICENSE file that | |
| 13 * accompanied this code). | |
| 14 * | |
| 15 * You should have received a copy of the GNU General Public License version | |
| 16 * 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 * | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
0
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
0
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
0
diff
changeset
|
21 * questions. |
| 0 | 22 * |
| 23 */ | |
| 24 | |
| 1972 | 25 #ifndef CPU_SPARC_VM_C1_LIRASSEMBLER_SPARC_HPP |
| 26 #define CPU_SPARC_VM_C1_LIRASSEMBLER_SPARC_HPP | |
| 27 | |
| 0 | 28 private: |
| 29 | |
| 30 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////// | |
| 31 // | |
| 32 // Sparc load/store emission | |
| 33 // | |
| 34 // The sparc ld/st instructions cannot accomodate displacements > 13 bits long. | |
| 35 // The following "pseudo" sparc instructions (load/store) make it easier to use the indexed addressing mode | |
| 36 // by allowing 32 bit displacements: | |
| 37 // | |
| 38 // When disp <= 13 bits long, a single load or store instruction is emitted with (disp + [d]). | |
| 39 // When disp > 13 bits long, code is emitted to set the displacement into the O7 register, | |
| 40 // and then a load or store is emitted with ([O7] + [d]). | |
| 41 // | |
| 42 | |
| 43 // some load/store variants return the code_offset for proper positioning of debug info for null checks | |
| 44 | |
| 45 // load/store with 32 bit displacement | |
| 46 int load(Register s, int disp, Register d, BasicType ld_type, CodeEmitInfo* info = NULL); | |
| 47 void store(Register value, Register base, int offset, BasicType type, CodeEmitInfo *info = NULL); | |
| 48 | |
| 49 // loadf/storef with 32 bit displacement | |
| 50 void load(Register s, int disp, FloatRegister d, BasicType ld_type, CodeEmitInfo* info = NULL); | |
| 51 void store(FloatRegister d, Register s1, int disp, BasicType st_type, CodeEmitInfo* info = NULL); | |
| 52 | |
| 53 // convienence methods for calling load/store with an Address | |
| 54 void load(const Address& a, Register d, BasicType ld_type, CodeEmitInfo* info = NULL, int offset = 0); | |
| 55 void store(Register d, const Address& a, BasicType st_type, CodeEmitInfo* info = NULL, int offset = 0); | |
| 56 void load(const Address& a, FloatRegister d, BasicType ld_type, CodeEmitInfo* info = NULL, int offset = 0); | |
| 57 void store(FloatRegister d, const Address& a, BasicType st_type, CodeEmitInfo* info = NULL, int offset = 0); | |
| 58 | |
| 59 // convienence methods for calling load/store with an LIR_Address | |
| 60 void load(LIR_Address* a, Register d, BasicType ld_type, CodeEmitInfo* info = NULL); | |
| 61 void store(Register d, LIR_Address* a, BasicType st_type, CodeEmitInfo* info = NULL); | |
| 62 void load(LIR_Address* a, FloatRegister d, BasicType ld_type, CodeEmitInfo* info = NULL); | |
| 63 void store(FloatRegister d, LIR_Address* a, BasicType st_type, CodeEmitInfo* info = NULL); | |
| 64 | |
| 65 int store(LIR_Opr from_reg, Register base, int offset, BasicType type, bool unaligned = false); | |
| 66 int store(LIR_Opr from_reg, Register base, Register disp, BasicType type); | |
| 67 | |
| 68 int load(Register base, int offset, LIR_Opr to_reg, BasicType type, bool unaligned = false); | |
| 69 int load(Register base, Register disp, LIR_Opr to_reg, BasicType type); | |
| 70 | |
| 71 void monitorexit(LIR_Opr obj_opr, LIR_Opr lock_opr, Register hdr, int monitor_no); | |
| 72 | |
| 73 int shift_amount(BasicType t); | |
| 74 | |
| 75 static bool is_single_instruction(LIR_Op* op); | |
| 76 | |
| 1783 | 77 // Record the type of the receiver in ReceiverTypeData |
| 78 void type_profile_helper(Register mdo, int mdo_offset_bias, | |
| 79 ciMethodData *md, ciProfileData *data, | |
| 80 Register recv, Register tmp1, Label* update_done); | |
|
1791
3a294e483abc
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
1783
diff
changeset
|
81 // Setup pointers to MDO, MDO slot, also compute offset bias to access the slot. |
|
3a294e483abc
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
1783
diff
changeset
|
82 void setup_md_access(ciMethod* method, int bci, |
|
3a294e483abc
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
1783
diff
changeset
|
83 ciMethodData*& md, ciProfileData*& data, int& mdo_offset_bias); |
| 0 | 84 public: |
| 1783 | 85 void pack64(LIR_Opr src, LIR_Opr dst); |
| 86 void unpack64(LIR_Opr src, LIR_Opr dst); | |
| 0 | 87 |
| 88 enum { | |
| 89 #ifdef _LP64 | |
| 90 call_stub_size = 68, | |
| 91 #else | |
| 92 call_stub_size = 20, | |
| 93 #endif // _LP64 | |
| 94 exception_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(10*4), | |
| 95 deopt_handler_size = DEBUG_ONLY(1*K) NOT_DEBUG(10*4) }; | |
| 1972 | 96 |
| 97 #endif // CPU_SPARC_VM_C1_LIRASSEMBLER_SPARC_HPP |