Mercurial > hg > graal-compiler
annotate src/cpu/sparc/vm/vm_version_sparc.cpp @ 6797:3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
Reviewed-by: kvn
Contributed-by: Tao Mao <tao.mao@oracle.com>
author | twisti |
---|---|
date | Mon, 24 Sep 2012 11:07:03 -0700 |
parents | 7eca5de9e0b6 |
children | 8e47bac5643a |
rev | line source |
---|---|
0 | 1 /* |
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4053
diff
changeset
|
2 * Copyright (c) 1997, 2012, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1518
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1518
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1518
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
1972 | 25 #include "precompiled.hpp" |
26 #include "assembler_sparc.inline.hpp" | |
27 #include "memory/resourceArea.hpp" | |
28 #include "runtime/java.hpp" | |
29 #include "runtime/stubCodeGenerator.hpp" | |
30 #include "vm_version_sparc.hpp" | |
31 #ifdef TARGET_OS_FAMILY_linux | |
32 # include "os_linux.inline.hpp" | |
33 #endif | |
34 #ifdef TARGET_OS_FAMILY_solaris | |
35 # include "os_solaris.inline.hpp" | |
36 #endif | |
0 | 37 |
38 int VM_Version::_features = VM_Version::unknown_m; | |
39 const char* VM_Version::_features_str = ""; | |
40 | |
41 void VM_Version::initialize() { | |
42 _features = determine_features(); | |
43 PrefetchCopyIntervalInBytes = prefetch_copy_interval_in_bytes(); | |
44 PrefetchScanIntervalInBytes = prefetch_scan_interval_in_bytes(); | |
45 PrefetchFieldsAhead = prefetch_fields_ahead(); | |
46 | |
3854 | 47 assert(0 <= AllocatePrefetchInstr && AllocatePrefetchInstr <= 1, "invalid value"); |
48 if( AllocatePrefetchInstr < 0 ) AllocatePrefetchInstr = 0; | |
49 if( AllocatePrefetchInstr > 1 ) AllocatePrefetchInstr = 0; | |
50 | |
0 | 51 // Allocation prefetch settings |
3854 | 52 intx cache_line_size = prefetch_data_size(); |
0 | 53 if( cache_line_size > AllocatePrefetchStepSize ) |
54 AllocatePrefetchStepSize = cache_line_size; | |
3854 | 55 |
56 assert(AllocatePrefetchLines > 0, "invalid value"); | |
57 if( AllocatePrefetchLines < 1 ) // set valid value in product VM | |
58 AllocatePrefetchLines = 3; | |
59 assert(AllocateInstancePrefetchLines > 0, "invalid value"); | |
60 if( AllocateInstancePrefetchLines < 1 ) // set valid value in product VM | |
61 AllocateInstancePrefetchLines = 1; | |
0 | 62 |
63 AllocatePrefetchDistance = allocate_prefetch_distance(); | |
64 AllocatePrefetchStyle = allocate_prefetch_style(); | |
65 | |
3854 | 66 assert((AllocatePrefetchDistance % AllocatePrefetchStepSize) == 0 && |
67 (AllocatePrefetchDistance > 0), "invalid value"); | |
68 if ((AllocatePrefetchDistance % AllocatePrefetchStepSize) != 0 || | |
69 (AllocatePrefetchDistance <= 0)) { | |
70 AllocatePrefetchDistance = AllocatePrefetchStepSize; | |
71 } | |
0 | 72 |
3839 | 73 if (AllocatePrefetchStyle == 3 && !has_blk_init()) { |
74 warning("BIS instructions are not available on this CPU"); | |
75 FLAG_SET_DEFAULT(AllocatePrefetchStyle, 1); | |
76 } | |
77 | |
3903 | 78 if (has_v9()) { |
79 assert(ArraycopySrcPrefetchDistance < 4096, "invalid value"); | |
80 if (ArraycopySrcPrefetchDistance >= 4096) | |
81 ArraycopySrcPrefetchDistance = 4064; | |
82 assert(ArraycopyDstPrefetchDistance < 4096, "invalid value"); | |
83 if (ArraycopyDstPrefetchDistance >= 4096) | |
84 ArraycopyDstPrefetchDistance = 4064; | |
85 } else { | |
86 if (ArraycopySrcPrefetchDistance > 0) { | |
87 warning("prefetch instructions are not available on this CPU"); | |
88 FLAG_SET_DEFAULT(ArraycopySrcPrefetchDistance, 0); | |
89 } | |
90 if (ArraycopyDstPrefetchDistance > 0) { | |
91 warning("prefetch instructions are not available on this CPU"); | |
92 FLAG_SET_DEFAULT(ArraycopyDstPrefetchDistance, 0); | |
93 } | |
94 } | |
95 | |
0 | 96 UseSSE = 0; // Only on x86 and x64 |
97 | |
3854 | 98 _supports_cx8 = has_v9(); |
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6610
diff
changeset
|
99 _supports_atomic_getset4 = true; // swap instruction |
0 | 100 |
2080 | 101 if (is_niagara()) { |
0 | 102 // Indirect branch is the same cost as direct |
103 if (FLAG_IS_DEFAULT(UseInlineCaches)) { | |
675 | 104 FLAG_SET_DEFAULT(UseInlineCaches, false); |
0 | 105 } |
2080 | 106 // Align loops on a single instruction boundary. |
107 if (FLAG_IS_DEFAULT(OptoLoopAlignment)) { | |
108 FLAG_SET_DEFAULT(OptoLoopAlignment, 4); | |
109 } | |
6610 | 110 // When using CMS or G1, we cannot use memset() in BOT updates |
111 // because the sun4v/CMT version in libc_psr uses BIS which | |
112 // exposes "phantom zeros" to concurrent readers. See 6948537. | |
113 if (FLAG_IS_DEFAULT(UseMemSetInBOT) && (UseConcMarkSweepGC || UseG1GC)) { | |
2080 | 114 FLAG_SET_DEFAULT(UseMemSetInBOT, false); |
115 } | |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
116 #ifdef _LP64 |
642
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
117 // 32-bit oops don't make sense for the 64-bit VM on sparc |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
118 // since the 32-bit VM has the same registers and smaller objects. |
660978a2a31a
6791178: Specialize for zero as the compressed oop vm heap base
kvn
parents:
641
diff
changeset
|
119 Universe::set_narrow_oop_shift(LogMinObjAlignmentInBytes); |
113
ba764ed4b6f2
6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents:
10
diff
changeset
|
120 #endif // _LP64 |
0 | 121 #ifdef COMPILER2 |
122 // Indirect branch is the same cost as direct | |
123 if (FLAG_IS_DEFAULT(UseJumpTables)) { | |
675 | 124 FLAG_SET_DEFAULT(UseJumpTables, true); |
0 | 125 } |
126 // Single-issue, so entry and loop tops are | |
127 // aligned on a single instruction boundary | |
128 if (FLAG_IS_DEFAULT(InteriorEntryAlignment)) { | |
675 | 129 FLAG_SET_DEFAULT(InteriorEntryAlignment, 4); |
0 | 130 } |
2080 | 131 if (is_niagara_plus()) { |
3854 | 132 if (has_blk_init() && UseTLAB && |
133 FLAG_IS_DEFAULT(AllocatePrefetchInstr)) { | |
134 // Use BIS instruction for TLAB allocation prefetch. | |
135 FLAG_SET_ERGO(intx, AllocatePrefetchInstr, 1); | |
136 if (FLAG_IS_DEFAULT(AllocatePrefetchStyle)) { | |
137 FLAG_SET_ERGO(intx, AllocatePrefetchStyle, 3); | |
138 } | |
1367
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
139 if (FLAG_IS_DEFAULT(AllocatePrefetchDistance)) { |
3854 | 140 // Use smaller prefetch distance with BIS |
1367
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
141 FLAG_SET_DEFAULT(AllocatePrefetchDistance, 64); |
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
142 } |
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
143 } |
3854 | 144 if (is_T4()) { |
145 // Double number of prefetched cache lines on T4 | |
146 // since L2 cache line size is smaller (32 bytes). | |
147 if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) { | |
148 FLAG_SET_ERGO(intx, AllocatePrefetchLines, AllocatePrefetchLines*2); | |
149 } | |
150 if (FLAG_IS_DEFAULT(AllocateInstancePrefetchLines)) { | |
151 FLAG_SET_ERGO(intx, AllocateInstancePrefetchLines, AllocateInstancePrefetchLines*2); | |
152 } | |
153 } | |
1367
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
154 if (AllocatePrefetchStyle != 3 && FLAG_IS_DEFAULT(AllocatePrefetchDistance)) { |
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
155 // Use different prefetch distance without BIS |
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
156 FLAG_SET_DEFAULT(AllocatePrefetchDistance, 256); |
9e321dcfa5b7
6940726: Use BIS instruction for allocation prefetch on Sparc
kvn
parents:
1365
diff
changeset
|
157 } |
3854 | 158 if (AllocatePrefetchInstr == 1) { |
159 // Need a space at the end of TLAB for BIS since it | |
160 // will fault when accessing memory outside of heap. | |
161 | |
162 // +1 for rounding up to next cache line, +1 to be safe | |
163 int lines = AllocatePrefetchLines + 2; | |
164 int step_size = AllocatePrefetchStepSize; | |
165 int distance = AllocatePrefetchDistance; | |
166 _reserve_for_allocation_prefetch = (distance + step_size*lines)/(int)HeapWordSize; | |
167 } | |
0 | 168 } |
169 #endif | |
170 } | |
171 | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
172 // Use hardware population count instruction if available. |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
173 if (has_hardware_popc()) { |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
174 if (FLAG_IS_DEFAULT(UsePopCountInstruction)) { |
675 | 175 FLAG_SET_DEFAULT(UsePopCountInstruction, true); |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
176 } |
3839 | 177 } else if (UsePopCountInstruction) { |
178 warning("POPC instruction is not available on this CPU"); | |
179 FLAG_SET_DEFAULT(UsePopCountInstruction, false); | |
180 } | |
181 | |
182 // T4 and newer Sparc cpus have new compare and branch instruction. | |
183 if (has_cbcond()) { | |
184 if (FLAG_IS_DEFAULT(UseCBCond)) { | |
185 FLAG_SET_DEFAULT(UseCBCond, true); | |
186 } | |
187 } else if (UseCBCond) { | |
188 warning("CBCOND instruction is not available on this CPU"); | |
189 FLAG_SET_DEFAULT(UseCBCond, false); | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
190 } |
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
191 |
3892 | 192 assert(BlockZeroingLowLimit > 0, "invalid value"); |
193 if (has_block_zeroing()) { | |
194 if (FLAG_IS_DEFAULT(UseBlockZeroing)) { | |
195 FLAG_SET_DEFAULT(UseBlockZeroing, true); | |
196 } | |
197 } else if (UseBlockZeroing) { | |
198 warning("BIS zeroing instructions are not available on this CPU"); | |
199 FLAG_SET_DEFAULT(UseBlockZeroing, false); | |
200 } | |
201 | |
3903 | 202 assert(BlockCopyLowLimit > 0, "invalid value"); |
203 if (has_block_zeroing()) { // has_blk_init() && is_T4(): core's local L2 cache | |
204 if (FLAG_IS_DEFAULT(UseBlockCopy)) { | |
205 FLAG_SET_DEFAULT(UseBlockCopy, true); | |
206 } | |
207 } else if (UseBlockCopy) { | |
208 warning("BIS instructions are not available or expensive on this CPU"); | |
209 FLAG_SET_DEFAULT(UseBlockCopy, false); | |
210 } | |
211 | |
1730
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
212 #ifdef COMPILER2 |
3839 | 213 // T4 and newer Sparc cpus have fast RDPC. |
214 if (has_fast_rdpc() && FLAG_IS_DEFAULT(UseRDPCForConstantTableBase)) { | |
4053
e3b0dcc327b9
7104561: UseRDPCForConstantTableBase doesn't work after shorten branches changes
twisti
parents:
3903
diff
changeset
|
215 FLAG_SET_DEFAULT(UseRDPCForConstantTableBase, true); |
3839 | 216 } |
217 | |
1730
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
218 // Currently not supported anywhere. |
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
219 FLAG_SET_DEFAULT(UseFPUForSpilling, false); |
3851 | 220 |
6179
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4053
diff
changeset
|
221 MaxVectorSize = 8; |
8c92982cbbc4
7119644: Increase superword's vector size up to 256 bits
kvn
parents:
4053
diff
changeset
|
222 |
3851 | 223 assert((InteriorEntryAlignment % relocInfo::addr_unit()) == 0, "alignment is not a multiple of NOP size"); |
1730
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
224 #endif |
f55c4f82ab9d
6978249: spill between cpu and fpu registers when those moves are fast
never
parents:
1579
diff
changeset
|
225 |
3851 | 226 assert((CodeEntryAlignment % relocInfo::addr_unit()) == 0, "alignment is not a multiple of NOP size"); |
227 assert((OptoLoopAlignment % relocInfo::addr_unit()) == 0, "alignment is not a multiple of NOP size"); | |
228 | |
0 | 229 char buf[512]; |
3839 | 230 jio_snprintf(buf, sizeof(buf), "%s%s%s%s%s%s%s%s%s%s%s%s%s%s", |
231 (has_v9() ? ", v9" : (has_v8() ? ", v8" : "")), | |
643
c771b7f43bbf
6378821: bitCount() should use POPC on SPARC processors and AMD+10h
twisti
parents:
642
diff
changeset
|
232 (has_hardware_popc() ? ", popc" : ""), |
3839 | 233 (has_vis1() ? ", vis1" : ""), |
234 (has_vis2() ? ", vis2" : ""), | |
235 (has_vis3() ? ", vis3" : ""), | |
236 (has_blk_init() ? ", blk_init" : ""), | |
237 (has_cbcond() ? ", cbcond" : ""), | |
238 (is_ultra3() ? ", ultra3" : ""), | |
239 (is_sun4v() ? ", sun4v" : ""), | |
240 (is_niagara_plus() ? ", niagara_plus" : (is_niagara() ? ", niagara" : "")), | |
241 (is_sparc64() ? ", sparc64" : ""), | |
641
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
242 (!has_hardware_mul32() ? ", no-mul32" : ""), |
6af0a709d52b
6812587: Use auxv to determine SPARC hardware features on Solaris
twisti
parents:
196
diff
changeset
|
243 (!has_hardware_div32() ? ", no-div32" : ""), |
0 | 244 (!has_hardware_fsmuld() ? ", no-fsmuld" : "")); |
245 | |
246 // buf is started with ", " or is empty | |
247 _features_str = strdup(strlen(buf) > 2 ? buf + 2 : buf); | |
248 | |
3804 | 249 // UseVIS is set to the smallest of what hardware supports and what |
250 // the command line requires. I.e., you cannot set UseVIS to 3 on | |
251 // older UltraSparc which do not support it. | |
252 if (UseVIS > 3) UseVIS=3; | |
253 if (UseVIS < 0) UseVIS=0; | |
254 if (!has_vis3()) // Drop to 2 if no VIS3 support | |
255 UseVIS = MIN2((intx)2,UseVIS); | |
256 if (!has_vis2()) // Drop to 1 if no VIS2 support | |
257 UseVIS = MIN2((intx)1,UseVIS); | |
258 if (!has_vis1()) // Drop to 0 if no VIS1 support | |
259 UseVIS = 0; | |
260 | |
0 | 261 #ifndef PRODUCT |
262 if (PrintMiscellaneous && Verbose) { | |
3854 | 263 tty->print("Allocation"); |
0 | 264 if (AllocatePrefetchStyle <= 0) { |
3854 | 265 tty->print_cr(": no prefetching"); |
0 | 266 } else { |
3854 | 267 tty->print(" prefetching: "); |
268 if (AllocatePrefetchInstr == 0) { | |
269 tty->print("PREFETCH"); | |
270 } else if (AllocatePrefetchInstr == 1) { | |
271 tty->print("BIS"); | |
272 } | |
0 | 273 if (AllocatePrefetchLines > 1) { |
3854 | 274 tty->print_cr(" at distance %d, %d lines of %d bytes", AllocatePrefetchDistance, AllocatePrefetchLines, AllocatePrefetchStepSize); |
0 | 275 } else { |
3854 | 276 tty->print_cr(" at distance %d, one line of %d bytes", AllocatePrefetchDistance, AllocatePrefetchStepSize); |
0 | 277 } |
278 } | |
279 if (PrefetchCopyIntervalInBytes > 0) { | |
280 tty->print_cr("PrefetchCopyIntervalInBytes %d", PrefetchCopyIntervalInBytes); | |
281 } | |
282 if (PrefetchScanIntervalInBytes > 0) { | |
283 tty->print_cr("PrefetchScanIntervalInBytes %d", PrefetchScanIntervalInBytes); | |
284 } | |
285 if (PrefetchFieldsAhead > 0) { | |
286 tty->print_cr("PrefetchFieldsAhead %d", PrefetchFieldsAhead); | |
287 } | |
288 } | |
289 #endif // PRODUCT | |
290 } | |
291 | |
292 void VM_Version::print_features() { | |
293 tty->print_cr("Version:%s", cpu_features()); | |
294 } | |
295 | |
296 int VM_Version::determine_features() { | |
297 if (UseV8InstrsOnly) { | |
298 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-V8");) | |
299 return generic_v8_m; | |
300 } | |
301 | |
302 int features = platform_features(unknown_m); // platform_features() is os_arch specific | |
303 | |
304 if (features == unknown_m) { | |
305 features = generic_v9_m; | |
306 warning("Cannot recognize SPARC version. Default to V9"); | |
307 } | |
308 | |
2080 | 309 assert(is_T_family(features) == is_niagara(features), "Niagara should be T series"); |
310 if (UseNiagaraInstrs) { // Force code generation for Niagara | |
311 if (is_T_family(features)) { | |
0 | 312 // Happy to accomodate... |
313 } else { | |
314 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Niagara");) | |
2080 | 315 features |= T_family_m; |
0 | 316 } |
317 } else { | |
2080 | 318 if (is_T_family(features) && !FLAG_IS_DEFAULT(UseNiagaraInstrs)) { |
0 | 319 NOT_PRODUCT(if (PrintMiscellaneous && Verbose) tty->print_cr("Version is Forced-Not-Niagara");) |
2080 | 320 features &= ~(T_family_m | T1_model_m); |
0 | 321 } else { |
322 // Happy to accomodate... | |
323 } | |
324 } | |
325 | |
326 return features; | |
327 } | |
328 | |
329 static int saved_features = 0; | |
330 | |
331 void VM_Version::allow_all() { | |
332 saved_features = _features; | |
333 _features = all_features_m; | |
334 } | |
335 | |
336 void VM_Version::revert() { | |
337 _features = saved_features; | |
338 } | |
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
339 |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
340 unsigned int VM_Version::calc_parallel_worker_threads() { |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
341 unsigned int result; |
6797
3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
twisti
parents:
6795
diff
changeset
|
342 if (is_M_series()) { |
3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
twisti
parents:
6795
diff
changeset
|
343 // for now, use same gc thread calculation for M-series as for niagara-plus |
3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
twisti
parents:
6795
diff
changeset
|
344 // in future, we may want to tweak parameters for nof_parallel_worker_thread |
3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
twisti
parents:
6795
diff
changeset
|
345 result = nof_parallel_worker_threads(5, 16, 8); |
3a327d0b8586
7188176: The JVM should differentiate between T and M series and adjust GC ergonomics
twisti
parents:
6795
diff
changeset
|
346 } else if (is_niagara_plus()) { |
10
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
347 result = nof_parallel_worker_threads(5, 16, 8); |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
348 } else { |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
349 result = nof_parallel_worker_threads(5, 8, 8); |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
350 } |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
351 return result; |
28372612af5e
6362677: Change parallel GC collector default number of parallel GC threads.
jmasa
parents:
0
diff
changeset
|
352 } |