Mercurial > hg > truffle
annotate src/share/vm/c1/c1_LIRAssembler.hpp @ 18125:2a69cbe850a8
Reduce diff with upstream
author | Gilles Duboscq <duboscq@ssw.jku.at> |
---|---|
date | Mon, 20 Oct 2014 19:07:20 +0200 |
parents | 0bf37f737702 |
children |
rev | line source |
---|---|
0 | 1 /* |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
8860
diff
changeset
|
2 * Copyright (c) 2000, 2013, Oracle and/or its affiliates. All rights reserved. |
0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
4 * | |
5 * This code is free software; you can redistribute it and/or modify it | |
6 * under the terms of the GNU General Public License version 2 only, as | |
7 * published by the Free Software Foundation. | |
8 * | |
9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
12 * version 2 for more details (a copy is included in the LICENSE file that | |
13 * accompanied this code). | |
14 * | |
15 * You should have received a copy of the GNU General Public License version | |
16 * 2 along with this work; if not, write to the Free Software Foundation, | |
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
18 * | |
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
21 * questions. |
0 | 22 * |
23 */ | |
24 | |
1972 | 25 #ifndef SHARE_VM_C1_C1_LIRASSEMBLER_HPP |
26 #define SHARE_VM_C1_C1_LIRASSEMBLER_HPP | |
27 | |
28 #include "c1/c1_CodeStubs.hpp" | |
29 #include "ci/ciMethodData.hpp" | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
4966
diff
changeset
|
30 #include "oops/methodData.hpp" |
1972 | 31 #include "utilities/top.hpp" |
32 | |
0 | 33 class Compilation; |
34 class ScopeValue; | |
342 | 35 class BarrierSet; |
0 | 36 |
37 class LIR_Assembler: public CompilationResourceObj { | |
38 private: | |
39 C1_MacroAssembler* _masm; | |
40 CodeStubList* _slow_case_stubs; | |
342 | 41 BarrierSet* _bs; |
0 | 42 |
43 Compilation* _compilation; | |
44 FrameMap* _frame_map; | |
45 BlockBegin* _current_block; | |
46 | |
47 Instruction* _pending_non_safepoint; | |
48 int _pending_non_safepoint_offset; | |
49 | |
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
50 Label _unwind_handler_entry; |
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
51 |
0 | 52 #ifdef ASSERT |
53 BlockList _branch_target_blocks; | |
54 void check_no_unbound_labels(); | |
55 #endif | |
56 | |
57 FrameMap* frame_map() const { return _frame_map; } | |
58 | |
59 void set_current_block(BlockBegin* b) { _current_block = b; } | |
60 BlockBegin* current_block() const { return _current_block; } | |
61 | |
62 // non-safepoint debug info management | |
63 void flush_debug_info(int before_pc_offset) { | |
64 if (_pending_non_safepoint != NULL) { | |
65 if (_pending_non_safepoint_offset < before_pc_offset) | |
66 record_non_safepoint_debug_info(); | |
67 _pending_non_safepoint = NULL; | |
68 } | |
69 } | |
70 void process_debug_info(LIR_Op* op); | |
71 void record_non_safepoint_debug_info(); | |
72 | |
73 // unified bailout support | |
74 void bailout(const char* msg) const { compilation()->bailout(msg); } | |
75 bool bailed_out() const { return compilation()->bailed_out(); } | |
76 | |
77 // code emission patterns and accessors | |
78 void check_codespace(); | |
79 bool needs_icache(ciMethod* method) const; | |
80 | |
81 // returns offset of icache check | |
82 int check_icache(); | |
83 | |
84 void jobject2reg(jobject o, Register reg); | |
85 void jobject2reg_with_patching(Register reg, CodeEmitInfo* info); | |
86 | |
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
4966
diff
changeset
|
87 void metadata2reg(Metadata* o, Register reg); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
4966
diff
changeset
|
88 void klass2reg_with_patching(Register reg, CodeEmitInfo* info); |
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
4966
diff
changeset
|
89 |
0 | 90 void emit_stubs(CodeStubList* stub_list); |
91 | |
92 // addresses | |
304 | 93 Address as_Address(LIR_Address* addr); |
94 Address as_Address_lo(LIR_Address* addr); | |
95 Address as_Address_hi(LIR_Address* addr); | |
0 | 96 |
97 // debug information | |
1564 | 98 void add_call_info(int pc_offset, CodeEmitInfo* cinfo); |
0 | 99 void add_debug_info_for_branch(CodeEmitInfo* info); |
100 void add_debug_info_for_div0(int pc_offset, CodeEmitInfo* cinfo); | |
101 void add_debug_info_for_div0_here(CodeEmitInfo* info); | |
102 void add_debug_info_for_null_check(int pc_offset, CodeEmitInfo* cinfo); | |
103 void add_debug_info_for_null_check_here(CodeEmitInfo* info); | |
104 | |
105 void set_24bit_FPU(); | |
106 void reset_FPU(); | |
107 void fpop(); | |
108 void fxch(int i); | |
109 void fld(int i); | |
110 void ffree(int i); | |
111 | |
112 void breakpoint(); | |
113 void push(LIR_Opr opr); | |
114 void pop(LIR_Opr opr); | |
115 | |
116 // patching | |
117 void append_patching_stub(PatchingStub* stub); | |
118 void patching_epilog(PatchingStub* patch, LIR_PatchCode patch_code, Register obj, CodeEmitInfo* info); | |
119 | |
120 void comp_op(LIR_Condition condition, LIR_Opr src, LIR_Opr result, LIR_Op2* op); | |
121 | |
12160
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
11080
diff
changeset
|
122 PatchingStub::PatchID patching_id(CodeEmitInfo* info); |
f98f5d48f511
7199175: JSR 292: C1 needs patching when invokedynamic/invokehandle call site is not linked
roland
parents:
11080
diff
changeset
|
123 |
0 | 124 public: |
125 LIR_Assembler(Compilation* c); | |
126 ~LIR_Assembler(); | |
127 C1_MacroAssembler* masm() const { return _masm; } | |
128 Compilation* compilation() const { return _compilation; } | |
129 ciMethod* method() const { return compilation()->method(); } | |
130 | |
131 CodeOffsets* offsets() const { return _compilation->offsets(); } | |
132 int code_offset() const; | |
133 address pc() const; | |
134 | |
17980
0bf37f737702
8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents:
17945
diff
changeset
|
135 int initial_frame_size_in_bytes() const; |
0bf37f737702
8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents:
17945
diff
changeset
|
136 int bang_size_in_bytes() const; |
0 | 137 |
138 // test for constants which can be encoded directly in instructions | |
139 static bool is_small_constant(LIR_Opr opr); | |
140 | |
141 static LIR_Opr receiverOpr(); | |
142 static LIR_Opr osrBufferPointer(); | |
143 | |
144 // stubs | |
145 void emit_slow_case_stubs(); | |
146 void emit_static_call_stub(); | |
17945 | 147 void append_code_stub(CodeStub* op); |
0 | 148 void add_call_info_here(CodeEmitInfo* info) { add_call_info(code_offset(), info); } |
149 | |
150 // code patterns | |
1204 | 151 int emit_exception_handler(); |
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
152 int emit_unwind_handler(); |
0 | 153 void emit_exception_entries(ExceptionInfoList* info_list); |
1204 | 154 int emit_deopt_handler(); |
0 | 155 |
156 void emit_code(BlockList* hir); | |
157 void emit_block(BlockBegin* block); | |
158 void emit_lir_list(LIR_List* list); | |
159 | |
160 // any last minute peephole optimizations are performed here. In | |
161 // particular sparc uses this for delay slot filling. | |
162 void peephole(LIR_List* list); | |
163 | |
164 void emit_string_compare(LIR_Opr left, LIR_Opr right, LIR_Opr dst, CodeEmitInfo* info); | |
165 | |
166 void return_op(LIR_Opr result); | |
167 | |
168 // returns offset of poll instruction | |
169 int safepoint_poll(LIR_Opr result, CodeEmitInfo* info); | |
170 | |
171 void const2reg (LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info); | |
172 void const2stack(LIR_Opr src, LIR_Opr dest); | |
2002 | 173 void const2mem (LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info, bool wide); |
0 | 174 void reg2stack (LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack); |
175 void reg2reg (LIR_Opr src, LIR_Opr dest); | |
2002 | 176 void reg2mem (LIR_Opr src, LIR_Opr dest, BasicType type, |
177 LIR_PatchCode patch_code, CodeEmitInfo* info, | |
178 bool pop_fpu_stack, bool wide, bool unaligned); | |
0 | 179 void stack2reg (LIR_Opr src, LIR_Opr dest, BasicType type); |
180 void stack2stack(LIR_Opr src, LIR_Opr dest, BasicType type); | |
181 void mem2reg (LIR_Opr src, LIR_Opr dest, BasicType type, | |
2002 | 182 LIR_PatchCode patch_code, |
183 CodeEmitInfo* info, bool wide, bool unaligned); | |
0 | 184 |
185 void prefetchr (LIR_Opr src); | |
186 void prefetchw (LIR_Opr src); | |
187 | |
188 void shift_op(LIR_Code code, LIR_Opr left, LIR_Opr count, LIR_Opr dest, LIR_Opr tmp); | |
189 void shift_op(LIR_Code code, LIR_Opr left, jint count, LIR_Opr dest); | |
190 | |
191 void move_regs(Register from_reg, Register to_reg); | |
192 void swap_reg(Register a, Register b); | |
193 | |
194 void emit_op0(LIR_Op0* op); | |
195 void emit_op1(LIR_Op1* op); | |
196 void emit_op2(LIR_Op2* op); | |
197 void emit_op3(LIR_Op3* op); | |
198 void emit_opBranch(LIR_OpBranch* op); | |
199 void emit_opLabel(LIR_OpLabel* op); | |
200 void emit_arraycopy(LIR_OpArrayCopy* op); | |
11080
b800986664f4
7088419: Use x86 Hardware CRC32 Instruction with java.util.zip.CRC32
drchase
parents:
8860
diff
changeset
|
201 void emit_updatecrc32(LIR_OpUpdateCRC32* op); |
0 | 202 void emit_opConvert(LIR_OpConvert* op); |
203 void emit_alloc_obj(LIR_OpAllocObj* op); | |
204 void emit_alloc_array(LIR_OpAllocArray* op); | |
205 void emit_opTypeCheck(LIR_OpTypeCheck* op); | |
1791
3a294e483abc
6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents:
1783
diff
changeset
|
206 void emit_typecheck_helper(LIR_OpTypeCheck *op, Label* success, Label* failure, Label* obj_is_null); |
0 | 207 void emit_compare_and_swap(LIR_OpCompareAndSwap* op); |
208 void emit_lock(LIR_OpLock* op); | |
209 void emit_call(LIR_OpJavaCall* op); | |
210 void emit_rtcall(LIR_OpRTCall* op); | |
211 void emit_profile_call(LIR_OpProfileCall* op); | |
12875
d13d7aba8c12
8023657: New type profiling points: arguments to call
roland
parents:
12160
diff
changeset
|
212 void emit_profile_type(LIR_OpProfileType* op); |
0 | 213 void emit_delay(LIR_OpDelay* op); |
214 | |
215 void arith_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest, CodeEmitInfo* info, bool pop_fpu_stack); | |
216 void arithmetic_idiv(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr temp, LIR_Opr result, CodeEmitInfo* info); | |
217 void intrinsic_op(LIR_Code code, LIR_Opr value, LIR_Opr unused, LIR_Opr dest, LIR_Op* op); | |
8860 | 218 #ifdef ASSERT |
219 void emit_assert(LIR_OpAssert* op); | |
220 #endif | |
0 | 221 |
222 void logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest); | |
223 | |
224 void roundfp_op(LIR_Opr src, LIR_Opr tmp, LIR_Opr dest, bool pop_fpu_stack); | |
225 void move_op(LIR_Opr src, LIR_Opr result, BasicType type, | |
2002 | 226 LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned, bool wide); |
0 | 227 void volatile_move_op(LIR_Opr src, LIR_Opr result, BasicType type, CodeEmitInfo* info); |
228 void comp_mem_op(LIR_Opr src, LIR_Opr result, BasicType type, CodeEmitInfo* info); // info set for null exceptions | |
229 void comp_fl2i(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr result, LIR_Op2* op); | |
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
230 void cmove(LIR_Condition code, LIR_Opr left, LIR_Opr right, LIR_Opr result, BasicType type); |
0 | 231 |
1295 | 232 void call( LIR_OpJavaCall* op, relocInfo::relocType rtype); |
233 void ic_call( LIR_OpJavaCall* op); | |
234 void vtable_call( LIR_OpJavaCall* op); | |
235 | |
0 | 236 void osr_entry(); |
237 | |
238 void build_frame(); | |
239 | |
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
240 void throw_op(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info); |
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
241 void unwind_op(LIR_Opr exceptionOop); |
0 | 242 void monitor_address(int monitor_ix, LIR_Opr dst); |
243 | |
244 void align_backward_branch_target(); | |
245 void align_call(LIR_Code code); | |
246 | |
247 void negate(LIR_Opr left, LIR_Opr dest); | |
248 void leal(LIR_Opr left, LIR_Opr dest); | |
249 | |
250 void rt_call(LIR_Opr result, address dest, const LIR_OprList* args, LIR_Opr tmp, CodeEmitInfo* info); | |
251 | |
252 void membar(); | |
253 void membar_acquire(); | |
254 void membar_release(); | |
4966
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3899
diff
changeset
|
255 void membar_loadload(); |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3899
diff
changeset
|
256 void membar_storestore(); |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3899
diff
changeset
|
257 void membar_loadstore(); |
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3899
diff
changeset
|
258 void membar_storeload(); |
0 | 259 void get_thread(LIR_Opr result); |
260 | |
261 void verify_oop_map(CodeEmitInfo* info); | |
262 | |
6795
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
263 void atomic_op(LIR_Code code, LIR_Opr src, LIR_Opr data, LIR_Opr dest, LIR_Opr tmp); |
7eca5de9e0b6
7023898: Intrinsify AtomicLongFieldUpdater.getAndIncrement()
roland
parents:
6725
diff
changeset
|
264 |
1972 | 265 #ifdef TARGET_ARCH_x86 |
266 # include "c1_LIRAssembler_x86.hpp" | |
267 #endif | |
268 #ifdef TARGET_ARCH_sparc | |
269 # include "c1_LIRAssembler_sparc.hpp" | |
270 #endif | |
2192
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
271 #ifdef TARGET_ARCH_arm |
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
272 # include "c1_LIRAssembler_arm.hpp" |
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
273 #endif |
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
274 #ifdef TARGET_ARCH_ppc |
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
275 # include "c1_LIRAssembler_ppc.hpp" |
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
276 #endif |
1972 | 277 |
0 | 278 }; |
1972 | 279 |
280 #endif // SHARE_VM_C1_C1_LIRASSEMBLER_HPP |