annotate src/cpu/x86/vm/sharedRuntime_x86_64.cpp @ 21559:be896a1983c0

recast all Graal native code as JVMCI code (JBS:GRAAL-53)
author Doug Simon <doug.simon@oracle.com>
date Thu, 28 May 2015 15:36:48 +0200
parents 2e35a4ea22ac
children b3d5463a8362
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
14223
de6a9e811145 8029233: Update copyright year to match last edit in jdk8 hotspot repository for 2013
mikael
parents: 13384
diff changeset
2 * Copyright (c) 2003, 2013, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
25 #include "precompiled.hpp"
7199
cd3d6a6b95d9 8003240: x86: move MacroAssembler into separate file
twisti
parents: 6940
diff changeset
26 #include "asm/macroAssembler.hpp"
cd3d6a6b95d9 8003240: x86: move MacroAssembler into separate file
twisti
parents: 6940
diff changeset
27 #include "asm/macroAssembler.inline.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
28 #include "code/debugInfoRec.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
29 #include "code/icBuffer.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
30 #include "code/vtableStubs.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
31 #include "interpreter/interpreter.hpp"
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
32 #include "oops/compiledICHolder.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
33 #include "prims/jvmtiRedefineClassesTrace.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
34 #include "runtime/sharedRuntime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
35 #include "runtime/vframeArray.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
36 #include "vmreg_x86.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
37 #ifdef COMPILER1
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
38 #include "c1/c1_Runtime1.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
39 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
40 #ifdef COMPILER2
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
41 #include "opto/runtime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1579
diff changeset
42 #endif
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
43 #ifdef JVMCI
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
44 #include "jvmci/jvmciJavaAccess.hpp"
10475
3489047ffea2 Restructure the handling of HotSpotInstalledCode and their link to nmethods.
Thomas Wuerthinger <thomas.wuerthinger@oracle.com>
parents: 10409
diff changeset
45 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
46
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3363
diff changeset
47 #define __ masm->
0
a61af66fc99e Initial load
duke
parents:
diff changeset
48
524
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 520
diff changeset
49 const int StackAlignmentInSlots = StackAlignmentInBytes / VMRegImpl::stack_slot_size;
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 520
diff changeset
50
0
a61af66fc99e Initial load
duke
parents:
diff changeset
51 class SimpleRuntimeFrame {
a61af66fc99e Initial load
duke
parents:
diff changeset
52
a61af66fc99e Initial load
duke
parents:
diff changeset
53 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
54
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // Most of the runtime stubs have this simple frame layout.
a61af66fc99e Initial load
duke
parents:
diff changeset
56 // This class exists to make the layout shared in one place.
a61af66fc99e Initial load
duke
parents:
diff changeset
57 // Offsets are for compiler stack slots, which are jints.
a61af66fc99e Initial load
duke
parents:
diff changeset
58 enum layout {
a61af66fc99e Initial load
duke
parents:
diff changeset
59 // The frame sender code expects that rbp will be in the "natural" place and
a61af66fc99e Initial load
duke
parents:
diff changeset
60 // will override any oopMap setting for it. We must therefore force the layout
a61af66fc99e Initial load
duke
parents:
diff changeset
61 // so that it agrees with the frame sender code.
a61af66fc99e Initial load
duke
parents:
diff changeset
62 rbp_off = frame::arg_reg_save_area_bytes/BytesPerInt,
a61af66fc99e Initial load
duke
parents:
diff changeset
63 rbp_off2,
a61af66fc99e Initial load
duke
parents:
diff changeset
64 return_off, return_off2,
a61af66fc99e Initial load
duke
parents:
diff changeset
65 framesize
a61af66fc99e Initial load
duke
parents:
diff changeset
66 };
a61af66fc99e Initial load
duke
parents:
diff changeset
67 };
a61af66fc99e Initial load
duke
parents:
diff changeset
68
a61af66fc99e Initial load
duke
parents:
diff changeset
69 class RegisterSaver {
a61af66fc99e Initial load
duke
parents:
diff changeset
70 // Capture info about frame layout. Layout offsets are in jint
a61af66fc99e Initial load
duke
parents:
diff changeset
71 // units because compiler frame slots are jints.
a61af66fc99e Initial load
duke
parents:
diff changeset
72 #define DEF_XMM_OFFS(regnum) xmm ## regnum ## _off = xmm_off + (regnum)*16/BytesPerInt, xmm ## regnum ## H_off
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
73 #define DEF_YMM_HI_OFFS(regnum) ymm_hi ## regnum ## _off = ymm_off + (regnum)*16/BytesPerInt
0
a61af66fc99e Initial load
duke
parents:
diff changeset
74 enum layout {
a61af66fc99e Initial load
duke
parents:
diff changeset
75 fpu_state_off = frame::arg_reg_save_area_bytes/BytesPerInt, // fxsave save area
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
76 #if defined(COMPILER2) || defined(JVMCI)
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
77 ymm_off = fpu_state_off, // offset in fxsave save area
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
78 DEF_YMM_HI_OFFS(0),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
79 DEF_YMM_HI_OFFS(1),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
80 DEF_YMM_HI_OFFS(2),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
81 DEF_YMM_HI_OFFS(3),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
82 DEF_YMM_HI_OFFS(4),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
83 DEF_YMM_HI_OFFS(5),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
84 DEF_YMM_HI_OFFS(6),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
85 DEF_YMM_HI_OFFS(7),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
86 DEF_YMM_HI_OFFS(8),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
87 DEF_YMM_HI_OFFS(9),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
88 DEF_YMM_HI_OFFS(10),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
89 DEF_YMM_HI_OFFS(11),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
90 DEF_YMM_HI_OFFS(12),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
91 DEF_YMM_HI_OFFS(13),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
92 DEF_YMM_HI_OFFS(14),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
93 DEF_YMM_HI_OFFS(15),
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
94 ymm_hi_save_size = 16 * 16 / BytesPerInt,
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
95 #else
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
96 ymm_hi_save_size = 0,
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
97 #endif
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
98 xmm_off = fpu_state_off + 160/BytesPerInt + ymm_hi_save_size, // offset in fxsave save area
0
a61af66fc99e Initial load
duke
parents:
diff changeset
99 DEF_XMM_OFFS(0),
a61af66fc99e Initial load
duke
parents:
diff changeset
100 DEF_XMM_OFFS(1),
a61af66fc99e Initial load
duke
parents:
diff changeset
101 DEF_XMM_OFFS(2),
a61af66fc99e Initial load
duke
parents:
diff changeset
102 DEF_XMM_OFFS(3),
a61af66fc99e Initial load
duke
parents:
diff changeset
103 DEF_XMM_OFFS(4),
a61af66fc99e Initial load
duke
parents:
diff changeset
104 DEF_XMM_OFFS(5),
a61af66fc99e Initial load
duke
parents:
diff changeset
105 DEF_XMM_OFFS(6),
a61af66fc99e Initial load
duke
parents:
diff changeset
106 DEF_XMM_OFFS(7),
a61af66fc99e Initial load
duke
parents:
diff changeset
107 DEF_XMM_OFFS(8),
a61af66fc99e Initial load
duke
parents:
diff changeset
108 DEF_XMM_OFFS(9),
a61af66fc99e Initial load
duke
parents:
diff changeset
109 DEF_XMM_OFFS(10),
a61af66fc99e Initial load
duke
parents:
diff changeset
110 DEF_XMM_OFFS(11),
a61af66fc99e Initial load
duke
parents:
diff changeset
111 DEF_XMM_OFFS(12),
a61af66fc99e Initial load
duke
parents:
diff changeset
112 DEF_XMM_OFFS(13),
a61af66fc99e Initial load
duke
parents:
diff changeset
113 DEF_XMM_OFFS(14),
a61af66fc99e Initial load
duke
parents:
diff changeset
114 DEF_XMM_OFFS(15),
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
115 fpu_state_end = fpu_state_off + ((FPUStateSizeInWords-1)*wordSize / BytesPerInt) + ymm_hi_save_size,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
116 fpu_stateH_end,
a61af66fc99e Initial load
duke
parents:
diff changeset
117 r15_off, r15H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
118 r14_off, r14H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
119 r13_off, r13H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
120 r12_off, r12H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
121 r11_off, r11H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
122 r10_off, r10H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
123 r9_off, r9H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
124 r8_off, r8H_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
125 rdi_off, rdiH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
126 rsi_off, rsiH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
127 ignore_off, ignoreH_off, // extra copy of rbp
a61af66fc99e Initial load
duke
parents:
diff changeset
128 rsp_off, rspH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
129 rbx_off, rbxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
130 rdx_off, rdxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
131 rcx_off, rcxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
132 rax_off, raxH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
133 // 16-byte stack alignment fill word: see MacroAssembler::push/pop_IU_state
a61af66fc99e Initial load
duke
parents:
diff changeset
134 align_off, alignH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
135 flags_off, flagsH_off,
a61af66fc99e Initial load
duke
parents:
diff changeset
136 // The frame sender code expects that rbp will be in the "natural" place and
a61af66fc99e Initial load
duke
parents:
diff changeset
137 // will override any oopMap setting for it. We must therefore force the layout
a61af66fc99e Initial load
duke
parents:
diff changeset
138 // so that it agrees with the frame sender code.
a61af66fc99e Initial load
duke
parents:
diff changeset
139 rbp_off, rbpH_off, // copy of rbp we will restore
a61af66fc99e Initial load
duke
parents:
diff changeset
140 return_off, returnH_off, // slot for return address
a61af66fc99e Initial load
duke
parents:
diff changeset
141 reg_save_size // size in compiler stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
142 };
a61af66fc99e Initial load
duke
parents:
diff changeset
143
a61af66fc99e Initial load
duke
parents:
diff changeset
144 public:
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
145 static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words, bool save_vectors = false);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
146 static void restore_live_registers(MacroAssembler* masm, bool restore_vectors = false);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
147
a61af66fc99e Initial load
duke
parents:
diff changeset
148 // Offsets into the register save area
a61af66fc99e Initial load
duke
parents:
diff changeset
149 // Used by deoptimization when it is managing result register
a61af66fc99e Initial load
duke
parents:
diff changeset
150 // values on its own
a61af66fc99e Initial load
duke
parents:
diff changeset
151
a61af66fc99e Initial load
duke
parents:
diff changeset
152 static int rax_offset_in_bytes(void) { return BytesPerInt * rax_off; }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
153 static int rdx_offset_in_bytes(void) { return BytesPerInt * rdx_off; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
154 static int rbx_offset_in_bytes(void) { return BytesPerInt * rbx_off; }
2935
9b8f30608e62 deoptimization action (invalidate, reprofile, ...)
Lukas Stadler <lukas.stadler@jku.at>
parents: 2928
diff changeset
155 static int r10_offset_in_bytes(void) { return BytesPerInt * r10_off; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
156 static int xmm0_offset_in_bytes(void) { return BytesPerInt * xmm0_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
157 static int return_offset_in_bytes(void) { return BytesPerInt * return_off; }
a61af66fc99e Initial load
duke
parents:
diff changeset
158
a61af66fc99e Initial load
duke
parents:
diff changeset
159 // During deoptimization only the result registers need to be restored,
a61af66fc99e Initial load
duke
parents:
diff changeset
160 // all the other values have already been extracted.
a61af66fc99e Initial load
duke
parents:
diff changeset
161 static void restore_result_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
162 };
a61af66fc99e Initial load
duke
parents:
diff changeset
163
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
164 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words, bool save_vectors) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
165 // Always make the frame size 16-byte aligned
a61af66fc99e Initial load
duke
parents:
diff changeset
166 int frame_size_in_bytes = round_to(additional_frame_words*wordSize +
a61af66fc99e Initial load
duke
parents:
diff changeset
167 reg_save_size*BytesPerInt, 16);
a61af66fc99e Initial load
duke
parents:
diff changeset
168 // OopMap frame size is in compiler stack slots (jint's) not bytes or words
a61af66fc99e Initial load
duke
parents:
diff changeset
169 int frame_size_in_slots = frame_size_in_bytes / BytesPerInt;
a61af66fc99e Initial load
duke
parents:
diff changeset
170 // The caller will allocate additional_frame_words
a61af66fc99e Initial load
duke
parents:
diff changeset
171 int additional_frame_slots = additional_frame_words*wordSize / BytesPerInt;
a61af66fc99e Initial load
duke
parents:
diff changeset
172 // CodeBlob frame size is in words.
a61af66fc99e Initial load
duke
parents:
diff changeset
173 int frame_size_in_words = frame_size_in_bytes / wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
174 *total_frame_words = frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
175
a61af66fc99e Initial load
duke
parents:
diff changeset
176 // Save registers, fpu state, and flags.
a61af66fc99e Initial load
duke
parents:
diff changeset
177 // We assume caller has already pushed the return address onto the
a61af66fc99e Initial load
duke
parents:
diff changeset
178 // stack, so rsp is 8-byte aligned here.
a61af66fc99e Initial load
duke
parents:
diff changeset
179 // We push rpb twice in this sequence because we want the real rbp
a61af66fc99e Initial load
duke
parents:
diff changeset
180 // to be under the return like a normal enter.
a61af66fc99e Initial load
duke
parents:
diff changeset
181
a61af66fc99e Initial load
duke
parents:
diff changeset
182 __ enter(); // rsp becomes 16-byte aligned here
a61af66fc99e Initial load
duke
parents:
diff changeset
183 __ push_CPU_state(); // Push a multiple of 16 bytes
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
184
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
185 #if defined(COMPILER2) || defined(JVMCI)
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
186 __ subptr(rsp, 256); // Save upper half of YMM registers
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
187 if (save_vectors) {
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
188 assert(UseAVX > 0, "256bit vectors are supported only with AVX");
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
189 assert(MaxVectorSize == 32, "only 256bit vectors are supported now");
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
190 // Save upper half of YMM registers
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
191 __ vextractf128h(Address(rsp, ymm_hi0_off * BytesPerInt), xmm0);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
192 __ vextractf128h(Address(rsp, ymm_hi1_off * BytesPerInt), xmm1);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
193 __ vextractf128h(Address(rsp, ymm_hi2_off * BytesPerInt), xmm2);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
194 __ vextractf128h(Address(rsp, ymm_hi3_off * BytesPerInt), xmm3);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
195 __ vextractf128h(Address(rsp, ymm_hi4_off * BytesPerInt), xmm4);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
196 __ vextractf128h(Address(rsp, ymm_hi5_off * BytesPerInt), xmm5);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
197 __ vextractf128h(Address(rsp, ymm_hi6_off * BytesPerInt), xmm6);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
198 __ vextractf128h(Address(rsp, ymm_hi7_off * BytesPerInt), xmm7);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
199 __ vextractf128h(Address(rsp, ymm_hi8_off * BytesPerInt), xmm8);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
200 __ vextractf128h(Address(rsp, ymm_hi9_off * BytesPerInt), xmm9);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
201 __ vextractf128h(Address(rsp, ymm_hi10_off * BytesPerInt), xmm10);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
202 __ vextractf128h(Address(rsp, ymm_hi11_off * BytesPerInt), xmm11);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
203 __ vextractf128h(Address(rsp, ymm_hi12_off * BytesPerInt), xmm12);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
204 __ vextractf128h(Address(rsp, ymm_hi13_off * BytesPerInt), xmm13);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
205 __ vextractf128h(Address(rsp, ymm_hi14_off * BytesPerInt), xmm14);
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
206 __ vextractf128h(Address(rsp, ymm_hi15_off * BytesPerInt), xmm15);
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
207 }
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
208 #else
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
209 assert(!save_vectors, "vectors are generated only by C2 and JVMCI");
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
210 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
211 if (frame::arg_reg_save_area_bytes != 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
212 // Allocate argument register save area
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
213 __ subptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
214 }
a61af66fc99e Initial load
duke
parents:
diff changeset
215
a61af66fc99e Initial load
duke
parents:
diff changeset
216 // Set an oopmap for the call site. This oopmap will map all
a61af66fc99e Initial load
duke
parents:
diff changeset
217 // oop-registers and debug-info registers as callee-saved. This
a61af66fc99e Initial load
duke
parents:
diff changeset
218 // will allow deoptimization at this safepoint to find all possible
a61af66fc99e Initial load
duke
parents:
diff changeset
219 // debug-info recordings, as well as let GC find all oops.
a61af66fc99e Initial load
duke
parents:
diff changeset
220
a61af66fc99e Initial load
duke
parents:
diff changeset
221 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
222 OopMap* map = new OopMap(frame_size_in_slots, 0);
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
223
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
224 #define STACK_OFFSET(x) VMRegImpl::stack2reg((x) + additional_frame_slots)
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
225
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
226 map->set_callee_saved(STACK_OFFSET( rax_off ), rax->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
227 map->set_callee_saved(STACK_OFFSET( rcx_off ), rcx->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
228 map->set_callee_saved(STACK_OFFSET( rdx_off ), rdx->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
229 map->set_callee_saved(STACK_OFFSET( rbx_off ), rbx->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
230 // rbp location is known implicitly by the frame sender code, needs no oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
231 // and the location where rbp was saved by is ignored
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
232 map->set_callee_saved(STACK_OFFSET( rsi_off ), rsi->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
233 map->set_callee_saved(STACK_OFFSET( rdi_off ), rdi->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
234 map->set_callee_saved(STACK_OFFSET( r8_off ), r8->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
235 map->set_callee_saved(STACK_OFFSET( r9_off ), r9->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
236 map->set_callee_saved(STACK_OFFSET( r10_off ), r10->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
237 map->set_callee_saved(STACK_OFFSET( r11_off ), r11->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
238 map->set_callee_saved(STACK_OFFSET( r12_off ), r12->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
239 map->set_callee_saved(STACK_OFFSET( r13_off ), r13->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
240 map->set_callee_saved(STACK_OFFSET( r14_off ), r14->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
241 map->set_callee_saved(STACK_OFFSET( r15_off ), r15->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
242 map->set_callee_saved(STACK_OFFSET(xmm0_off ), xmm0->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
243 map->set_callee_saved(STACK_OFFSET(xmm1_off ), xmm1->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
244 map->set_callee_saved(STACK_OFFSET(xmm2_off ), xmm2->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
245 map->set_callee_saved(STACK_OFFSET(xmm3_off ), xmm3->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
246 map->set_callee_saved(STACK_OFFSET(xmm4_off ), xmm4->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
247 map->set_callee_saved(STACK_OFFSET(xmm5_off ), xmm5->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
248 map->set_callee_saved(STACK_OFFSET(xmm6_off ), xmm6->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
249 map->set_callee_saved(STACK_OFFSET(xmm7_off ), xmm7->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
250 map->set_callee_saved(STACK_OFFSET(xmm8_off ), xmm8->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
251 map->set_callee_saved(STACK_OFFSET(xmm9_off ), xmm9->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
252 map->set_callee_saved(STACK_OFFSET(xmm10_off), xmm10->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
253 map->set_callee_saved(STACK_OFFSET(xmm11_off), xmm11->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
254 map->set_callee_saved(STACK_OFFSET(xmm12_off), xmm12->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
255 map->set_callee_saved(STACK_OFFSET(xmm13_off), xmm13->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
256 map->set_callee_saved(STACK_OFFSET(xmm14_off), xmm14->as_VMReg());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
257 map->set_callee_saved(STACK_OFFSET(xmm15_off), xmm15->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
258
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
259
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
260 #if defined(COMPILER2) || defined(JVMCI)
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
261 if (save_vectors) {
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
262 map->set_callee_saved(STACK_OFFSET(ymm_hi0_off ), xmm0->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
263 map->set_callee_saved(STACK_OFFSET(ymm_hi1_off ), xmm1->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
264 map->set_callee_saved(STACK_OFFSET(ymm_hi2_off ), xmm2->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
265 map->set_callee_saved(STACK_OFFSET(ymm_hi3_off ), xmm3->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
266 map->set_callee_saved(STACK_OFFSET(ymm_hi4_off ), xmm4->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
267 map->set_callee_saved(STACK_OFFSET(ymm_hi5_off ), xmm5->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
268 map->set_callee_saved(STACK_OFFSET(ymm_hi6_off ), xmm6->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
269 map->set_callee_saved(STACK_OFFSET(ymm_hi7_off ), xmm7->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
270 map->set_callee_saved(STACK_OFFSET(ymm_hi8_off ), xmm8->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
271 map->set_callee_saved(STACK_OFFSET(ymm_hi9_off ), xmm9->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
272 map->set_callee_saved(STACK_OFFSET(ymm_hi10_off), xmm10->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
273 map->set_callee_saved(STACK_OFFSET(ymm_hi11_off), xmm11->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
274 map->set_callee_saved(STACK_OFFSET(ymm_hi12_off), xmm12->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
275 map->set_callee_saved(STACK_OFFSET(ymm_hi13_off), xmm13->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
276 map->set_callee_saved(STACK_OFFSET(ymm_hi14_off), xmm14->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
277 map->set_callee_saved(STACK_OFFSET(ymm_hi15_off), xmm15->as_VMReg()->next()->next()->next()->next());
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
278 }
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
279 #endif
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
280
0
a61af66fc99e Initial load
duke
parents:
diff changeset
281 // %%% These should all be a waste but we'll keep things as they were for now
a61af66fc99e Initial load
duke
parents:
diff changeset
282 if (true) {
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
283 map->set_callee_saved(STACK_OFFSET( raxH_off ), rax->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
284 map->set_callee_saved(STACK_OFFSET( rcxH_off ), rcx->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
285 map->set_callee_saved(STACK_OFFSET( rdxH_off ), rdx->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
286 map->set_callee_saved(STACK_OFFSET( rbxH_off ), rbx->as_VMReg()->next());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
287 // rbp location is known implicitly by the frame sender code, needs no oopmap
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
288 map->set_callee_saved(STACK_OFFSET( rsiH_off ), rsi->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
289 map->set_callee_saved(STACK_OFFSET( rdiH_off ), rdi->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
290 map->set_callee_saved(STACK_OFFSET( r8H_off ), r8->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
291 map->set_callee_saved(STACK_OFFSET( r9H_off ), r9->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
292 map->set_callee_saved(STACK_OFFSET( r10H_off ), r10->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
293 map->set_callee_saved(STACK_OFFSET( r11H_off ), r11->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
294 map->set_callee_saved(STACK_OFFSET( r12H_off ), r12->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
295 map->set_callee_saved(STACK_OFFSET( r13H_off ), r13->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
296 map->set_callee_saved(STACK_OFFSET( r14H_off ), r14->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
297 map->set_callee_saved(STACK_OFFSET( r15H_off ), r15->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
298 map->set_callee_saved(STACK_OFFSET(xmm0H_off ), xmm0->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
299 map->set_callee_saved(STACK_OFFSET(xmm1H_off ), xmm1->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
300 map->set_callee_saved(STACK_OFFSET(xmm2H_off ), xmm2->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
301 map->set_callee_saved(STACK_OFFSET(xmm3H_off ), xmm3->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
302 map->set_callee_saved(STACK_OFFSET(xmm4H_off ), xmm4->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
303 map->set_callee_saved(STACK_OFFSET(xmm5H_off ), xmm5->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
304 map->set_callee_saved(STACK_OFFSET(xmm6H_off ), xmm6->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
305 map->set_callee_saved(STACK_OFFSET(xmm7H_off ), xmm7->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
306 map->set_callee_saved(STACK_OFFSET(xmm8H_off ), xmm8->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
307 map->set_callee_saved(STACK_OFFSET(xmm9H_off ), xmm9->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
308 map->set_callee_saved(STACK_OFFSET(xmm10H_off), xmm10->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
309 map->set_callee_saved(STACK_OFFSET(xmm11H_off), xmm11->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
310 map->set_callee_saved(STACK_OFFSET(xmm12H_off), xmm12->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
311 map->set_callee_saved(STACK_OFFSET(xmm13H_off), xmm13->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
312 map->set_callee_saved(STACK_OFFSET(xmm14H_off), xmm14->as_VMReg()->next());
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
313 map->set_callee_saved(STACK_OFFSET(xmm15H_off), xmm15->as_VMReg()->next());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
314 }
a61af66fc99e Initial load
duke
parents:
diff changeset
315
a61af66fc99e Initial load
duke
parents:
diff changeset
316 return map;
a61af66fc99e Initial load
duke
parents:
diff changeset
317 }
a61af66fc99e Initial load
duke
parents:
diff changeset
318
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
319 void RegisterSaver::restore_live_registers(MacroAssembler* masm, bool restore_vectors) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
320 if (frame::arg_reg_save_area_bytes != 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
321 // Pop arg register save area
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
322 __ addptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
323 }
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
324 #if defined(COMPILER2) || defined(JVMCI)
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
325 if (restore_vectors) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
326 // Restore upper half of YMM registes.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
327 assert(UseAVX > 0, "256bit vectors are supported only with AVX");
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
328 assert(MaxVectorSize == 32, "only 256bit vectors are supported now");
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
329 __ vinsertf128h(xmm0, Address(rsp, ymm_hi0_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
330 __ vinsertf128h(xmm1, Address(rsp, ymm_hi1_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
331 __ vinsertf128h(xmm2, Address(rsp, ymm_hi2_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
332 __ vinsertf128h(xmm3, Address(rsp, ymm_hi3_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
333 __ vinsertf128h(xmm4, Address(rsp, ymm_hi4_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
334 __ vinsertf128h(xmm5, Address(rsp, ymm_hi5_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
335 __ vinsertf128h(xmm6, Address(rsp, ymm_hi6_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
336 __ vinsertf128h(xmm7, Address(rsp, ymm_hi7_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
337 __ vinsertf128h(xmm8, Address(rsp, ymm_hi8_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
338 __ vinsertf128h(xmm9, Address(rsp, ymm_hi9_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
339 __ vinsertf128h(xmm10, Address(rsp, ymm_hi10_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
340 __ vinsertf128h(xmm11, Address(rsp, ymm_hi11_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
341 __ vinsertf128h(xmm12, Address(rsp, ymm_hi12_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
342 __ vinsertf128h(xmm13, Address(rsp, ymm_hi13_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
343 __ vinsertf128h(xmm14, Address(rsp, ymm_hi14_off * BytesPerInt));
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
344 __ vinsertf128h(xmm15, Address(rsp, ymm_hi15_off * BytesPerInt));
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
345 }
20970
a560c9b81f0f Add suport for oops in vector registers at safepoints
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 19462
diff changeset
346 __ addptr(rsp, 256);
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
347 #else
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
348 assert(!restore_vectors, "vectors are generated only by C2 and JVMCI");
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
349 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
350 // Recover CPU state
a61af66fc99e Initial load
duke
parents:
diff changeset
351 __ pop_CPU_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
352 // Get the rbp described implicitly by the calling convention (no oopMap)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
353 __ pop(rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
354 }
a61af66fc99e Initial load
duke
parents:
diff changeset
355
a61af66fc99e Initial load
duke
parents:
diff changeset
356 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
357
a61af66fc99e Initial load
duke
parents:
diff changeset
358 // Just restore result register. Only used by deoptimization. By
a61af66fc99e Initial load
duke
parents:
diff changeset
359 // now any callee save register that needs to be restored to a c2
a61af66fc99e Initial load
duke
parents:
diff changeset
360 // caller of the deoptee has been extracted into the vframeArray
a61af66fc99e Initial load
duke
parents:
diff changeset
361 // and will be stuffed into the c2i adapter we create for later
a61af66fc99e Initial load
duke
parents:
diff changeset
362 // restoration so only result registers need to be restored here.
a61af66fc99e Initial load
duke
parents:
diff changeset
363
a61af66fc99e Initial load
duke
parents:
diff changeset
364 // Restore fp result register
a61af66fc99e Initial load
duke
parents:
diff changeset
365 __ movdbl(xmm0, Address(rsp, xmm0_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
366 // Restore integer result register
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
367 __ movptr(rax, Address(rsp, rax_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
368 __ movptr(rdx, Address(rsp, rdx_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
369
0
a61af66fc99e Initial load
duke
parents:
diff changeset
370 // Pop all of the register save are off the stack except the return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
371 __ addptr(rsp, return_offset_in_bytes());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
372 }
a61af66fc99e Initial load
duke
parents:
diff changeset
373
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
374 // Is vector's size (in bytes) bigger than a size saved by default?
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
375 // 16 bytes XMM registers are saved by default using fxsave/fxrstor instructions.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
376 bool SharedRuntime::is_wide_vector(int size) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
377 return size > 16;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
378 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
379
0
a61af66fc99e Initial load
duke
parents:
diff changeset
380 // The java_calling_convention describes stack locations as ideal slots on
a61af66fc99e Initial load
duke
parents:
diff changeset
381 // a frame with no abi restrictions. Since we must observe abi restrictions
a61af66fc99e Initial load
duke
parents:
diff changeset
382 // (like the placement of the register window) the slots must be biased by
a61af66fc99e Initial load
duke
parents:
diff changeset
383 // the following value.
a61af66fc99e Initial load
duke
parents:
diff changeset
384 static int reg2offset_in(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
385 // Account for saved rbp and return address
a61af66fc99e Initial load
duke
parents:
diff changeset
386 // This should really be in_preserve_stack_slots
a61af66fc99e Initial load
duke
parents:
diff changeset
387 return (r->reg2stack() + 4) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
388 }
a61af66fc99e Initial load
duke
parents:
diff changeset
389
a61af66fc99e Initial load
duke
parents:
diff changeset
390 static int reg2offset_out(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
391 return (r->reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
392 }
a61af66fc99e Initial load
duke
parents:
diff changeset
393
a61af66fc99e Initial load
duke
parents:
diff changeset
394 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
395 // Read the array of BasicTypes from a signature, and compute where the
a61af66fc99e Initial load
duke
parents:
diff changeset
396 // arguments should go. Values in the VMRegPair regs array refer to 4-byte
a61af66fc99e Initial load
duke
parents:
diff changeset
397 // quantities. Values less than VMRegImpl::stack0 are registers, those above
a61af66fc99e Initial load
duke
parents:
diff changeset
398 // refer to 4-byte stack slots. All stack slots are based off of the stack pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
399 // as framesizes are fixed.
a61af66fc99e Initial load
duke
parents:
diff changeset
400 // VMRegImpl::stack0 refers to the first slot 0(sp).
a61af66fc99e Initial load
duke
parents:
diff changeset
401 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher. Register
a61af66fc99e Initial load
duke
parents:
diff changeset
402 // up to RegisterImpl::number_of_registers) are the 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
403 // integer registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
404
a61af66fc99e Initial load
duke
parents:
diff changeset
405 // Note: the INPUTS in sig_bt are in units of Java argument words, which are
a61af66fc99e Initial load
duke
parents:
diff changeset
406 // either 32-bit or 64-bit depending on the build. The OUTPUTS are in 32-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
407 // units regardless of build. Of course for i486 there is no 64 bit build
a61af66fc99e Initial load
duke
parents:
diff changeset
408
a61af66fc99e Initial load
duke
parents:
diff changeset
409 // The Java calling convention is a "shifted" version of the C ABI.
a61af66fc99e Initial load
duke
parents:
diff changeset
410 // By skipping the first C ABI register we can call non-static jni methods
a61af66fc99e Initial load
duke
parents:
diff changeset
411 // with small numbers of arguments without having to shuffle the arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
412 // at all. Since we control the java ABI we ought to at least get some
a61af66fc99e Initial load
duke
parents:
diff changeset
413 // advantage out of it.
a61af66fc99e Initial load
duke
parents:
diff changeset
414
a61af66fc99e Initial load
duke
parents:
diff changeset
415 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
416 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
417 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
418 int is_outgoing) {
a61af66fc99e Initial load
duke
parents:
diff changeset
419
a61af66fc99e Initial load
duke
parents:
diff changeset
420 // Create the mapping between argument positions and
a61af66fc99e Initial load
duke
parents:
diff changeset
421 // registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
422 static const Register INT_ArgReg[Argument::n_int_register_parameters_j] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
423 j_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4, j_rarg5
a61af66fc99e Initial load
duke
parents:
diff changeset
424 };
a61af66fc99e Initial load
duke
parents:
diff changeset
425 static const XMMRegister FP_ArgReg[Argument::n_float_register_parameters_j] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
426 j_farg0, j_farg1, j_farg2, j_farg3,
a61af66fc99e Initial load
duke
parents:
diff changeset
427 j_farg4, j_farg5, j_farg6, j_farg7
a61af66fc99e Initial load
duke
parents:
diff changeset
428 };
a61af66fc99e Initial load
duke
parents:
diff changeset
429
a61af66fc99e Initial load
duke
parents:
diff changeset
430
a61af66fc99e Initial load
duke
parents:
diff changeset
431 uint int_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
432 uint fp_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
433 uint stk_args = 0; // inc by 2 each time
a61af66fc99e Initial load
duke
parents:
diff changeset
434
a61af66fc99e Initial load
duke
parents:
diff changeset
435 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
436 switch (sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
437 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
438 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
439 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
440 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
441 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
442 if (int_args < Argument::n_int_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
443 regs[i].set1(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
444 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
445 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
446 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
447 }
a61af66fc99e Initial load
duke
parents:
diff changeset
448 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
449 case T_VOID:
a61af66fc99e Initial load
duke
parents:
diff changeset
450 // halves of T_LONG or T_DOUBLE
a61af66fc99e Initial load
duke
parents:
diff changeset
451 assert(i != 0 && (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
452 regs[i].set_bad();
a61af66fc99e Initial load
duke
parents:
diff changeset
453 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
454 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
455 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
456 // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
457 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
458 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
459 case T_ADDRESS:
a61af66fc99e Initial load
duke
parents:
diff changeset
460 if (int_args < Argument::n_int_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
461 regs[i].set2(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
462 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
463 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
464 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
465 }
a61af66fc99e Initial load
duke
parents:
diff changeset
466 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
467 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
468 if (fp_args < Argument::n_float_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
469 regs[i].set1(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
470 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
471 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
472 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
473 }
a61af66fc99e Initial load
duke
parents:
diff changeset
474 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
475 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
476 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
477 if (fp_args < Argument::n_float_register_parameters_j) {
a61af66fc99e Initial load
duke
parents:
diff changeset
478 regs[i].set2(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
479 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
480 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
481 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
482 }
a61af66fc99e Initial load
duke
parents:
diff changeset
483 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
484 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
485 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
486 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
487 }
a61af66fc99e Initial load
duke
parents:
diff changeset
488 }
a61af66fc99e Initial load
duke
parents:
diff changeset
489
a61af66fc99e Initial load
duke
parents:
diff changeset
490 return round_to(stk_args, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
491 }
a61af66fc99e Initial load
duke
parents:
diff changeset
492
a61af66fc99e Initial load
duke
parents:
diff changeset
493 // Patch the callers callsite with entry to compiled code if it exists.
a61af66fc99e Initial load
duke
parents:
diff changeset
494 static void patch_callers_callsite(MacroAssembler *masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
495 Label L;
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
496 __ cmpptr(Address(rbx, in_bytes(Method::code_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
497 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
498
a61af66fc99e Initial load
duke
parents:
diff changeset
499 // Save the current stack pointer
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
500 __ mov(r13, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
501 // Schedule the branch target address early.
a61af66fc99e Initial load
duke
parents:
diff changeset
502 // Call into the VM to patch the caller, then jump to compiled callee
a61af66fc99e Initial load
duke
parents:
diff changeset
503 // rax isn't live so capture return address while we easily can
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
504 __ movptr(rax, Address(rsp, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
505
a61af66fc99e Initial load
duke
parents:
diff changeset
506 // align stack so push_CPU_state doesn't fault
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
507 __ andptr(rsp, -(StackAlignmentInBytes));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
508 __ push_CPU_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
509
a61af66fc99e Initial load
duke
parents:
diff changeset
510 // VM needs caller's callsite
a61af66fc99e Initial load
duke
parents:
diff changeset
511 // VM needs target method
a61af66fc99e Initial load
duke
parents:
diff changeset
512 // This needs to be a long call since we will relocate this adapter to
a61af66fc99e Initial load
duke
parents:
diff changeset
513 // the codeBuffer and it may not reach
a61af66fc99e Initial load
duke
parents:
diff changeset
514
a61af66fc99e Initial load
duke
parents:
diff changeset
515 // Allocate argument register save area
a61af66fc99e Initial load
duke
parents:
diff changeset
516 if (frame::arg_reg_save_area_bytes != 0) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
517 __ subptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
518 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
519 __ mov(c_rarg0, rbx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
520 __ mov(c_rarg1, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
521 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite)));
a61af66fc99e Initial load
duke
parents:
diff changeset
522
a61af66fc99e Initial load
duke
parents:
diff changeset
523 // De-allocate argument register save area
a61af66fc99e Initial load
duke
parents:
diff changeset
524 if (frame::arg_reg_save_area_bytes != 0) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
525 __ addptr(rsp, frame::arg_reg_save_area_bytes);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
526 }
a61af66fc99e Initial load
duke
parents:
diff changeset
527
a61af66fc99e Initial load
duke
parents:
diff changeset
528 __ pop_CPU_state();
a61af66fc99e Initial load
duke
parents:
diff changeset
529 // restore sp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
530 __ mov(rsp, r13);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
531 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
532 }
a61af66fc99e Initial load
duke
parents:
diff changeset
533
a61af66fc99e Initial load
duke
parents:
diff changeset
534
a61af66fc99e Initial load
duke
parents:
diff changeset
535 static void gen_c2i_adapter(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
536 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
537 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
538 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
539 const VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
540 Label& skip_fixup) {
a61af66fc99e Initial load
duke
parents:
diff changeset
541 // Before we get into the guts of the C2I adapter, see if we should be here
a61af66fc99e Initial load
duke
parents:
diff changeset
542 // at all. We've come from compiled code and are attempting to jump to the
a61af66fc99e Initial load
duke
parents:
diff changeset
543 // interpreter, which means the caller made a static call to get here
a61af66fc99e Initial load
duke
parents:
diff changeset
544 // (vcalls always get a compiled target if there is one). Check for a
a61af66fc99e Initial load
duke
parents:
diff changeset
545 // compiled target. If there is one, we need to patch the caller's call.
a61af66fc99e Initial load
duke
parents:
diff changeset
546 patch_callers_callsite(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
547
a61af66fc99e Initial load
duke
parents:
diff changeset
548 __ bind(skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
549
a61af66fc99e Initial load
duke
parents:
diff changeset
550 // Since all args are passed on the stack, total_args_passed *
a61af66fc99e Initial load
duke
parents:
diff changeset
551 // Interpreter::stackElementSize is the space we need. Plus 1 because
a61af66fc99e Initial load
duke
parents:
diff changeset
552 // we also account for the return address location since
a61af66fc99e Initial load
duke
parents:
diff changeset
553 // we store it first rather than hold it in rax across all the shuffling
a61af66fc99e Initial load
duke
parents:
diff changeset
554
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
555 int extraspace = (total_args_passed * Interpreter::stackElementSize) + wordSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
556
a61af66fc99e Initial load
duke
parents:
diff changeset
557 // stack is aligned, keep it that way
a61af66fc99e Initial load
duke
parents:
diff changeset
558 extraspace = round_to(extraspace, 2*wordSize);
a61af66fc99e Initial load
duke
parents:
diff changeset
559
a61af66fc99e Initial load
duke
parents:
diff changeset
560 // Get return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
561 __ pop(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
562
a61af66fc99e Initial load
duke
parents:
diff changeset
563 // set senderSP value
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
564 __ mov(r13, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
565
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
566 __ subptr(rsp, extraspace);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
567
a61af66fc99e Initial load
duke
parents:
diff changeset
568 // Store the return address in the expected location
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
569 __ movptr(Address(rsp, 0), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
570
a61af66fc99e Initial load
duke
parents:
diff changeset
571 // Now write the args into the outgoing interpreter space
a61af66fc99e Initial load
duke
parents:
diff changeset
572 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
573 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
574 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
575 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
576 }
a61af66fc99e Initial load
duke
parents:
diff changeset
577
a61af66fc99e Initial load
duke
parents:
diff changeset
578 // offset to start parameters
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
579 int st_off = (total_args_passed - i) * Interpreter::stackElementSize;
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
580 int next_off = st_off - Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
581
a61af66fc99e Initial load
duke
parents:
diff changeset
582 // Say 4 args:
a61af66fc99e Initial load
duke
parents:
diff changeset
583 // i st_off
a61af66fc99e Initial load
duke
parents:
diff changeset
584 // 0 32 T_LONG
a61af66fc99e Initial load
duke
parents:
diff changeset
585 // 1 24 T_VOID
a61af66fc99e Initial load
duke
parents:
diff changeset
586 // 2 16 T_OBJECT
a61af66fc99e Initial load
duke
parents:
diff changeset
587 // 3 8 T_BOOL
a61af66fc99e Initial load
duke
parents:
diff changeset
588 // - 0 return address
a61af66fc99e Initial load
duke
parents:
diff changeset
589 //
a61af66fc99e Initial load
duke
parents:
diff changeset
590 // However to make thing extra confusing. Because we can fit a long/double in
a61af66fc99e Initial load
duke
parents:
diff changeset
591 // a single slot on a 64 bt vm and it would be silly to break them up, the interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
592 // leaves one slot empty and only stores to a single slot. In this case the
a61af66fc99e Initial load
duke
parents:
diff changeset
593 // slot that is occupied is the T_VOID slot. See I said it was confusing.
a61af66fc99e Initial load
duke
parents:
diff changeset
594
a61af66fc99e Initial load
duke
parents:
diff changeset
595 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
596 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
597 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
598 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
599 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
600 }
a61af66fc99e Initial load
duke
parents:
diff changeset
601 if (r_1->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
602 // memory to memory use rax
a61af66fc99e Initial load
duke
parents:
diff changeset
603 int ld_off = r_1->reg2stack() * VMRegImpl::stack_slot_size + extraspace;
a61af66fc99e Initial load
duke
parents:
diff changeset
604 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
605 // sign extend??
a61af66fc99e Initial load
duke
parents:
diff changeset
606 __ movl(rax, Address(rsp, ld_off));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
607 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
608
a61af66fc99e Initial load
duke
parents:
diff changeset
609 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
610
a61af66fc99e Initial load
duke
parents:
diff changeset
611 __ movq(rax, Address(rsp, ld_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
612
a61af66fc99e Initial load
duke
parents:
diff changeset
613 // Two VMREgs|OptoRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
a61af66fc99e Initial load
duke
parents:
diff changeset
614 // T_DOUBLE and T_LONG use two slots in the interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
615 if ( sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
616 // ld_off == LSW, ld_off+wordSize == MSW
a61af66fc99e Initial load
duke
parents:
diff changeset
617 // st_off == MSW, next_off == LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
618 __ movq(Address(rsp, next_off), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
619 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
620 // Overwrite the unused slot with known junk
a61af66fc99e Initial load
duke
parents:
diff changeset
621 __ mov64(rax, CONST64(0xdeadffffdeadaaaa));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
622 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
623 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
624 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
625 __ movq(Address(rsp, st_off), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
626 }
a61af66fc99e Initial load
duke
parents:
diff changeset
627 }
a61af66fc99e Initial load
duke
parents:
diff changeset
628 } else if (r_1->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
629 Register r = r_1->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
630 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
631 // must be only an int (or less ) so move only 32bits to slot
a61af66fc99e Initial load
duke
parents:
diff changeset
632 // why not sign extend??
a61af66fc99e Initial load
duke
parents:
diff changeset
633 __ movl(Address(rsp, st_off), r);
a61af66fc99e Initial load
duke
parents:
diff changeset
634 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
635 // Two VMREgs|OptoRegs can be T_OBJECT, T_ADDRESS, T_DOUBLE, T_LONG
a61af66fc99e Initial load
duke
parents:
diff changeset
636 // T_DOUBLE and T_LONG use two slots in the interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
637 if ( sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
638 // long/double in gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
639 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
640 // Overwrite the unused slot with known junk
a61af66fc99e Initial load
duke
parents:
diff changeset
641 __ mov64(rax, CONST64(0xdeadffffdeadaaab));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
642 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
643 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
644 __ movq(Address(rsp, next_off), r);
a61af66fc99e Initial load
duke
parents:
diff changeset
645 } else {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
646 __ movptr(Address(rsp, st_off), r);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
647 }
a61af66fc99e Initial load
duke
parents:
diff changeset
648 }
a61af66fc99e Initial load
duke
parents:
diff changeset
649 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
650 assert(r_1->is_XMMRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
651 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
652 // only a float use just part of the slot
a61af66fc99e Initial load
duke
parents:
diff changeset
653 __ movflt(Address(rsp, st_off), r_1->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
654 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
655 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
656 // Overwrite the unused slot with known junk
a61af66fc99e Initial load
duke
parents:
diff changeset
657 __ mov64(rax, CONST64(0xdeadffffdeadaaac));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
658 __ movptr(Address(rsp, st_off), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
659 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
660 __ movdbl(Address(rsp, next_off), r_1->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
661 }
a61af66fc99e Initial load
duke
parents:
diff changeset
662 }
a61af66fc99e Initial load
duke
parents:
diff changeset
663 }
a61af66fc99e Initial load
duke
parents:
diff changeset
664
a61af66fc99e Initial load
duke
parents:
diff changeset
665 // Schedule the branch target address early.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
666 __ movptr(rcx, Address(rbx, in_bytes(Method::interpreter_entry_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
667 __ jmp(rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
668 }
a61af66fc99e Initial load
duke
parents:
diff changeset
669
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
670 static void range_check(MacroAssembler* masm, Register pc_reg, Register temp_reg,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
671 address code_start, address code_end,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
672 Label& L_ok) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
673 Label L_fail;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
674 __ lea(temp_reg, ExternalAddress(code_start));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
675 __ cmpptr(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
676 __ jcc(Assembler::belowEqual, L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
677 __ lea(temp_reg, ExternalAddress(code_end));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
678 __ cmpptr(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
679 __ jcc(Assembler::below, L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
680 __ bind(L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
681 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
682
14030
f6c04e69cf75 SharedRuntime: add gen_i2c_adapter, implement it with pre-existing methods in each architecture.
Gilles Duboscq <duboscq@ssw.jku.at>
parents: 13451
diff changeset
683 void SharedRuntime::gen_i2c_adapter(MacroAssembler *masm,
17033
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
684 int total_args_passed,
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
685 int comp_args_on_stack,
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
686 const BasicType *sig_bt,
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
687 const VMRegPair *regs,
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
688 int frame_extension_argument) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
689
a61af66fc99e Initial load
duke
parents:
diff changeset
690 // Note: r13 contains the senderSP on entry. We must preserve it since
a61af66fc99e Initial load
duke
parents:
diff changeset
691 // we may do a i2c -> c2i transition if we lose a race where compiled
a61af66fc99e Initial load
duke
parents:
diff changeset
692 // code goes non-entrant while we get args ready.
a61af66fc99e Initial load
duke
parents:
diff changeset
693 // In addition we use r13 to locate all the interpreter args as
a61af66fc99e Initial load
duke
parents:
diff changeset
694 // we must align the stack to 16 bytes on an i2c entry else we
a61af66fc99e Initial load
duke
parents:
diff changeset
695 // lose alignment we expect in all compiled code and register
a61af66fc99e Initial load
duke
parents:
diff changeset
696 // save code can segv when fxsave instructions find improperly
a61af66fc99e Initial load
duke
parents:
diff changeset
697 // aligned stack pointer.
a61af66fc99e Initial load
duke
parents:
diff changeset
698
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
699 // Adapters can be frameless because they do not require the caller
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
700 // to perform additional cleanup work, such as correcting the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
701 // An i2c adapter is frameless because the *caller* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
702 // routinely repairs its own stack pointer (from interpreter_frame_last_sp),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
703 // even if a callee has modified the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
704 // A c2i adapter is frameless because the *callee* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
705 // routinely repairs its caller's stack pointer (from sender_sp, which is set
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
706 // up via the senderSP register).
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
707 // In other words, if *either* the caller or callee is interpreted, we can
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
708 // get the stack pointer repaired after a call.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
709 // This is why c2i and i2c adapters cannot be indefinitely composed.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
710 // In particular, if a c2i adapter were to somehow call an i2c adapter,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
711 // both caller and callee would be compiled methods, and neither would
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
712 // clean up the stack pointer changes performed by the two adapters.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
713 // If this happens, control eventually transfers back to the compiled
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
714 // caller, but with an uncorrected stack, causing delayed havoc.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
715
2245
638119ce7cfd 7009309: JSR 292: compiler/6991596/Test6991596.java crashes on fastdebug JDK7/b122
twisti
parents: 2177
diff changeset
716 // Pick up the return address
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
717 __ movptr(rax, Address(rsp, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
718
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
719 if (VerifyAdapterCalls &&
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
720 (Interpreter::code() != NULL || StubRoutines::code1() != NULL)) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
721 // So, let's test for cascading c2i/i2c adapters right now.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
722 // assert(Interpreter::contains($return_addr) ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
723 // StubRoutines::contains($return_addr),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
724 // "i2c adapter must return to an interpreter frame");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
725 __ block_comment("verify_i2c { ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
726 Label L_ok;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
727 if (Interpreter::code() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
728 range_check(masm, rax, r11,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
729 Interpreter::code()->code_start(), Interpreter::code()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
730 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
731 if (StubRoutines::code1() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
732 range_check(masm, rax, r11,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
733 StubRoutines::code1()->code_begin(), StubRoutines::code1()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
734 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
735 if (StubRoutines::code2() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
736 range_check(masm, rax, r11,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
737 StubRoutines::code2()->code_begin(), StubRoutines::code2()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
738 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
739 const char* msg = "i2c adapter must return to an interpreter frame";
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
740 __ block_comment(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
741 __ stop(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
742 __ bind(L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
743 __ block_comment("} verify_i2ce ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
744 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
745
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
746 #ifdef JVMCI
17033
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
747 if (frame_extension_argument != -1) {
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
748 // The frame_extension_argument is an int that describes the
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
749 // expected amount of argument space in the caller frame. If that
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
750 // is greater than total_args_passed then enlarge the caller frame
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
751 // by that amount to ensure deopt works correctly.
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
752 assert(frame_extension_argument < total_args_passed, "out of range");
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
753 assert(sig_bt[frame_extension_argument] == T_INT, "wrong signature");
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
754
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
755 Label done;
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
756 int i = frame_extension_argument;
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
757 int ld_off = (total_args_passed - i)*Interpreter::stackElementSize;
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
758 // Check if anything needs to be done. Too much space is ok.
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
759 __ movl(r13, Address(rsp, ld_off));
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
760 __ cmpl(r13, total_args_passed);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
761 __ jcc(Assembler::lessEqual, done);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
762 // Save the old rsp for the copy code
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
763 __ movptr(r11, rsp);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
764 // Enlarge the frame
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
765 __ subl(r13, total_args_passed);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
766 __ shlq(r13, 3);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
767 __ subptr(rsp, r13);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
768
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
769 // Now copy the arguments in reverse order so they don't get
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
770 // overwritten during the copy.
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
771 for (int i = total_args_passed - 1; i >= 0; i--) {
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
772 int ld_off = (total_args_passed - i) * Interpreter::stackElementSize;
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
773 __ movptr(r13, Address(r11, ld_off));
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
774 __ movptr(Address(rsp, ld_off), r13);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
775 }
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
776 __ bind(done);
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
777 }
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
778 #else
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
779 assert(frame_extension_argument == -1, "unsupported");
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
780 #endif
2d6dd2eebd51 Fixed HSAIL deopt
Tom Rodriguez <tom.rodriguez@oracle.com>
parents: 15104
diff changeset
781
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
782 // Must preserve original SP for loading incoming arguments because
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
783 // we need to align the outgoing SP for compiled code.
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
784 __ movptr(r11, rsp);
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
785
0
a61af66fc99e Initial load
duke
parents:
diff changeset
786 // Cut-out for having no stack args. Since up to 2 int/oop args are passed
a61af66fc99e Initial load
duke
parents:
diff changeset
787 // in registers, we will occasionally have no stack args.
a61af66fc99e Initial load
duke
parents:
diff changeset
788 int comp_words_on_stack = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
789 if (comp_args_on_stack) {
a61af66fc99e Initial load
duke
parents:
diff changeset
790 // Sig words on the stack are greater-than VMRegImpl::stack0. Those in
a61af66fc99e Initial load
duke
parents:
diff changeset
791 // registers are below. By subtracting stack0, we either get a negative
a61af66fc99e Initial load
duke
parents:
diff changeset
792 // number (all values in registers) or the maximum stack slot accessed.
a61af66fc99e Initial load
duke
parents:
diff changeset
793
a61af66fc99e Initial load
duke
parents:
diff changeset
794 // Convert 4-byte c2 stack slots to words.
a61af66fc99e Initial load
duke
parents:
diff changeset
795 comp_words_on_stack = round_to(comp_args_on_stack*VMRegImpl::stack_slot_size, wordSize)>>LogBytesPerWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
796 // Round up to miminum stack alignment, in wordSize
a61af66fc99e Initial load
duke
parents:
diff changeset
797 comp_words_on_stack = round_to(comp_words_on_stack, 2);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
798 __ subptr(rsp, comp_words_on_stack * wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
799 }
a61af66fc99e Initial load
duke
parents:
diff changeset
800
a61af66fc99e Initial load
duke
parents:
diff changeset
801
a61af66fc99e Initial load
duke
parents:
diff changeset
802 // Ensure compiled code always sees stack at proper alignment
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
803 __ andptr(rsp, -16);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
804
a61af66fc99e Initial load
duke
parents:
diff changeset
805 // push the return address and misalign the stack that youngest frame always sees
a61af66fc99e Initial load
duke
parents:
diff changeset
806 // as far as the placement of the call instruction
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
807 __ push(rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
808
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
809 // Put saved SP in another register
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
810 const Register saved_sp = rax;
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
811 __ movptr(saved_sp, r11);
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
812
0
a61af66fc99e Initial load
duke
parents:
diff changeset
813 // Will jump to the compiled code just as if compiled code was doing it.
a61af66fc99e Initial load
duke
parents:
diff changeset
814 // Pre-load the register-jump target early, to schedule it better.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
815 __ movptr(r11, Address(rbx, in_bytes(Method::from_compiled_offset())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
816
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
817 #ifdef JVMCI
4993
897b7d18bebc added RiCompiledMethod.execute and the required VM infrastructure
Lukas Stadler <lukas.stadler@jku.at>
parents: 4985
diff changeset
818 // check if this call should be routed towards a specific entry point
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
819 __ cmpptr(Address(r15_thread, in_bytes(JavaThread::jvmci_alternate_call_target_offset())), 0);
4993
897b7d18bebc added RiCompiledMethod.execute and the required VM infrastructure
Lukas Stadler <lukas.stadler@jku.at>
parents: 4985
diff changeset
820 Label no_alternative_target;
897b7d18bebc added RiCompiledMethod.execute and the required VM infrastructure
Lukas Stadler <lukas.stadler@jku.at>
parents: 4985
diff changeset
821 __ jcc(Assembler::equal, no_alternative_target);
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
822 __ movptr(r11, Address(r15_thread, in_bytes(JavaThread::jvmci_alternate_call_target_offset())));
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
823 __ movptr(Address(r15_thread, in_bytes(JavaThread::jvmci_alternate_call_target_offset())), 0);
4993
897b7d18bebc added RiCompiledMethod.execute and the required VM infrastructure
Lukas Stadler <lukas.stadler@jku.at>
parents: 4985
diff changeset
824 __ bind(no_alternative_target);
897b7d18bebc added RiCompiledMethod.execute and the required VM infrastructure
Lukas Stadler <lukas.stadler@jku.at>
parents: 4985
diff changeset
825 #endif
897b7d18bebc added RiCompiledMethod.execute and the required VM infrastructure
Lukas Stadler <lukas.stadler@jku.at>
parents: 4985
diff changeset
826
0
a61af66fc99e Initial load
duke
parents:
diff changeset
827 // Now generate the shuffle code. Pick up all register args and move the
a61af66fc99e Initial load
duke
parents:
diff changeset
828 // rest through the floating point stack top.
a61af66fc99e Initial load
duke
parents:
diff changeset
829 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
830 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
831 // Longs and doubles are passed in native word order, but misaligned
a61af66fc99e Initial load
duke
parents:
diff changeset
832 // in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
833 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
834 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
835 }
a61af66fc99e Initial load
duke
parents:
diff changeset
836
a61af66fc99e Initial load
duke
parents:
diff changeset
837 // Pick up 0, 1 or 2 words from SP+offset.
a61af66fc99e Initial load
duke
parents:
diff changeset
838
a61af66fc99e Initial load
duke
parents:
diff changeset
839 assert(!regs[i].second()->is_valid() || regs[i].first()->next() == regs[i].second(),
a61af66fc99e Initial load
duke
parents:
diff changeset
840 "scrambled load targets?");
a61af66fc99e Initial load
duke
parents:
diff changeset
841 // Load in argument order going down.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
842 int ld_off = (total_args_passed - i)*Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
843 // Point to interpreter value (vs. tag)
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
844 int next_off = ld_off - Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
845 //
a61af66fc99e Initial load
duke
parents:
diff changeset
846 //
a61af66fc99e Initial load
duke
parents:
diff changeset
847 //
a61af66fc99e Initial load
duke
parents:
diff changeset
848 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
849 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
850 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
851 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
852 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
853 }
a61af66fc99e Initial load
duke
parents:
diff changeset
854 if (r_1->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
855 // Convert stack slot to an SP offset (+ wordSize to account for return address )
a61af66fc99e Initial load
duke
parents:
diff changeset
856 int st_off = regs[i].first()->reg2stack()*VMRegImpl::stack_slot_size + wordSize;
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
857
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
858 // We can use r13 as a temp here because compiled code doesn't need r13 as an input
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
859 // and if we end up going thru a c2i because of a miss a reasonable value of r13
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
860 // will be generated.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
861 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
862 // sign extend???
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
863 __ movl(r13, Address(saved_sp, ld_off));
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
864 __ movptr(Address(rsp, st_off), r13);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
865 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
866 //
a61af66fc99e Initial load
duke
parents:
diff changeset
867 // We are using two optoregs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
a61af66fc99e Initial load
duke
parents:
diff changeset
868 // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
a61af66fc99e Initial load
duke
parents:
diff changeset
869 // So we must adjust where to pick up the data to match the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
870 //
a61af66fc99e Initial load
duke
parents:
diff changeset
871 // Interpreter local[n] == MSW, local[n+1] == LSW however locals
a61af66fc99e Initial load
duke
parents:
diff changeset
872 // are accessed as negative so LSW is at LOW address
a61af66fc99e Initial load
duke
parents:
diff changeset
873
a61af66fc99e Initial load
duke
parents:
diff changeset
874 // ld_off is MSW so get LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
875 const int offset = (sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
a61af66fc99e Initial load
duke
parents:
diff changeset
876 next_off : ld_off;
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
877 __ movq(r13, Address(saved_sp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
878 // st_off is LSW (i.e. reg.first())
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
879 __ movq(Address(rsp, st_off), r13);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
880 }
a61af66fc99e Initial load
duke
parents:
diff changeset
881 } else if (r_1->is_Register()) { // Register argument
a61af66fc99e Initial load
duke
parents:
diff changeset
882 Register r = r_1->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
883 assert(r != rax, "must be different");
a61af66fc99e Initial load
duke
parents:
diff changeset
884 if (r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
885 //
a61af66fc99e Initial load
duke
parents:
diff changeset
886 // We are using two VMRegs. This can be either T_OBJECT, T_ADDRESS, T_LONG, or T_DOUBLE
a61af66fc99e Initial load
duke
parents:
diff changeset
887 // the interpreter allocates two slots but only uses one for thr T_LONG or T_DOUBLE case
a61af66fc99e Initial load
duke
parents:
diff changeset
888 // So we must adjust where to pick up the data to match the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
889
a61af66fc99e Initial load
duke
parents:
diff changeset
890 const int offset = (sig_bt[i]==T_LONG||sig_bt[i]==T_DOUBLE)?
a61af66fc99e Initial load
duke
parents:
diff changeset
891 next_off : ld_off;
a61af66fc99e Initial load
duke
parents:
diff changeset
892
a61af66fc99e Initial load
duke
parents:
diff changeset
893 // this can be a misaligned move
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
894 __ movq(r, Address(saved_sp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
895 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
896 // sign extend and use a full word?
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
897 __ movl(r, Address(saved_sp, ld_off));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
898 }
a61af66fc99e Initial load
duke
parents:
diff changeset
899 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
900 if (!r_2->is_valid()) {
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
901 __ movflt(r_1->as_XMMRegister(), Address(saved_sp, ld_off));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
902 } else {
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
903 __ movdbl(r_1->as_XMMRegister(), Address(saved_sp, next_off));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
904 }
a61af66fc99e Initial load
duke
parents:
diff changeset
905 }
a61af66fc99e Initial load
duke
parents:
diff changeset
906 }
a61af66fc99e Initial load
duke
parents:
diff changeset
907
a61af66fc99e Initial load
duke
parents:
diff changeset
908 // 6243940 We might end up in handle_wrong_method if
a61af66fc99e Initial load
duke
parents:
diff changeset
909 // the callee is deoptimized as we race thru here. If that
a61af66fc99e Initial load
duke
parents:
diff changeset
910 // happens we don't want to take a safepoint because the
a61af66fc99e Initial load
duke
parents:
diff changeset
911 // caller frame will look interpreted and arguments are now
a61af66fc99e Initial load
duke
parents:
diff changeset
912 // "compiled" so it is much better to make this transition
a61af66fc99e Initial load
duke
parents:
diff changeset
913 // invisible to the stack walking code. Unfortunately if
a61af66fc99e Initial load
duke
parents:
diff changeset
914 // we try and find the callee by normal means a safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
915 // is possible. So we stash the desired callee in the thread
a61af66fc99e Initial load
duke
parents:
diff changeset
916 // and the vm will find there should this case occur.
a61af66fc99e Initial load
duke
parents:
diff changeset
917
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
918 __ movptr(Address(r15_thread, JavaThread::callee_target_offset()), rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
919
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
920 // put Method* where a c2i would expect should we end up there
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
921 // only needed becaus eof c2 resolve stubs return Method* as a result in
0
a61af66fc99e Initial load
duke
parents:
diff changeset
922 // rax
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
923 __ mov(rax, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
924 __ jmp(r11);
a61af66fc99e Initial load
duke
parents:
diff changeset
925 }
a61af66fc99e Initial load
duke
parents:
diff changeset
926
a61af66fc99e Initial load
duke
parents:
diff changeset
927 // ---------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
928 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
929 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
930 int comp_args_on_stack,
a61af66fc99e Initial load
duke
parents:
diff changeset
931 const BasicType *sig_bt,
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1135
diff changeset
932 const VMRegPair *regs,
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1135
diff changeset
933 AdapterFingerPrint* fingerprint) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
934 address i2c_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
935
a61af66fc99e Initial load
duke
parents:
diff changeset
936 gen_i2c_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
937
a61af66fc99e Initial load
duke
parents:
diff changeset
938 // -------------------------------------------------------------------------
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
939 // Generate a C2I adapter. On entry we know rbx holds the Method* during calls
0
a61af66fc99e Initial load
duke
parents:
diff changeset
940 // to the interpreter. The args start out packed in the compiled layout. They
a61af66fc99e Initial load
duke
parents:
diff changeset
941 // need to be unpacked into the interpreter layout. This will almost always
a61af66fc99e Initial load
duke
parents:
diff changeset
942 // require some stack space. We grow the current (compiled) stack, then repack
a61af66fc99e Initial load
duke
parents:
diff changeset
943 // the args. We finally end in a jump to the generic interpreter entry point.
a61af66fc99e Initial load
duke
parents:
diff changeset
944 // On exit from the interpreter, the interpreter will restore our SP (lest the
a61af66fc99e Initial load
duke
parents:
diff changeset
945 // compiled code, which relys solely on SP and not RBP, get sick).
a61af66fc99e Initial load
duke
parents:
diff changeset
946
a61af66fc99e Initial load
duke
parents:
diff changeset
947 address c2i_unverified_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
948 Label skip_fixup;
a61af66fc99e Initial load
duke
parents:
diff changeset
949 Label ok;
a61af66fc99e Initial load
duke
parents:
diff changeset
950
a61af66fc99e Initial load
duke
parents:
diff changeset
951 Register holder = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
952 Register receiver = j_rarg0;
a61af66fc99e Initial load
duke
parents:
diff changeset
953 Register temp = rbx;
a61af66fc99e Initial load
duke
parents:
diff changeset
954
a61af66fc99e Initial load
duke
parents:
diff changeset
955 {
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
956 __ load_klass(temp, receiver);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
957 __ cmpptr(temp, Address(holder, CompiledICHolder::holder_klass_offset()));
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
958 __ movptr(rbx, Address(holder, CompiledICHolder::holder_method_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
959 __ jcc(Assembler::equal, ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
960 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
961
a61af66fc99e Initial load
duke
parents:
diff changeset
962 __ bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
963 // Method might have been compiled since the call site was patched to
a61af66fc99e Initial load
duke
parents:
diff changeset
964 // interpreted if that is the case treat it as a miss so we can get
a61af66fc99e Initial load
duke
parents:
diff changeset
965 // the call site corrected.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
966 __ cmpptr(Address(rbx, in_bytes(Method::code_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
967 __ jcc(Assembler::equal, skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
968 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
969 }
a61af66fc99e Initial load
duke
parents:
diff changeset
970
a61af66fc99e Initial load
duke
parents:
diff changeset
971 address c2i_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
972
a61af66fc99e Initial load
duke
parents:
diff changeset
973 gen_c2i_adapter(masm, total_args_passed, comp_args_on_stack, sig_bt, regs, skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
974
a61af66fc99e Initial load
duke
parents:
diff changeset
975 __ flush();
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1135
diff changeset
976 return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_unverified_entry);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
977 }
a61af66fc99e Initial load
duke
parents:
diff changeset
978
a61af66fc99e Initial load
duke
parents:
diff changeset
979 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
980 VMRegPair *regs,
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 10998
diff changeset
981 VMRegPair *regs2,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
982 int total_args_passed) {
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 10998
diff changeset
983 assert(regs2 == NULL, "not needed on x86");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
984 // We return the amount of VMRegImpl stack slots we need to reserve for all
a61af66fc99e Initial load
duke
parents:
diff changeset
985 // the arguments NOT counting out_preserve_stack_slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
986
a61af66fc99e Initial load
duke
parents:
diff changeset
987 // NOTE: These arrays will have to change when c1 is ported
a61af66fc99e Initial load
duke
parents:
diff changeset
988 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
989 static const Register INT_ArgReg[Argument::n_int_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
990 c_rarg0, c_rarg1, c_rarg2, c_rarg3
a61af66fc99e Initial load
duke
parents:
diff changeset
991 };
a61af66fc99e Initial load
duke
parents:
diff changeset
992 static const XMMRegister FP_ArgReg[Argument::n_float_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
993 c_farg0, c_farg1, c_farg2, c_farg3
a61af66fc99e Initial load
duke
parents:
diff changeset
994 };
a61af66fc99e Initial load
duke
parents:
diff changeset
995 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
996 static const Register INT_ArgReg[Argument::n_int_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
997 c_rarg0, c_rarg1, c_rarg2, c_rarg3, c_rarg4, c_rarg5
a61af66fc99e Initial load
duke
parents:
diff changeset
998 };
a61af66fc99e Initial load
duke
parents:
diff changeset
999 static const XMMRegister FP_ArgReg[Argument::n_float_register_parameters_c] = {
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 c_farg0, c_farg1, c_farg2, c_farg3,
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 c_farg4, c_farg5, c_farg6, c_farg7
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1003 #endif // _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
1004
a61af66fc99e Initial load
duke
parents:
diff changeset
1005
a61af66fc99e Initial load
duke
parents:
diff changeset
1006 uint int_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 uint fp_args = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1008 uint stk_args = 0; // inc by 2 each time
a61af66fc99e Initial load
duke
parents:
diff changeset
1009
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 switch (sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1016 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 if (int_args < Argument::n_int_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 regs[i].set1(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 fp_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 // Allocate slots for callee to stuff register args the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
1022 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1023 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1027 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
1030 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
1032 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
1034 case T_ADDRESS:
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
1035 case T_METADATA:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 if (int_args < Argument::n_int_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1037 regs[i].set2(INT_ArgReg[int_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
1039 fp_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
1040 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 if (fp_args < Argument::n_float_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 regs[i].set1(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 int_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
1052 // Allocate slots for callee to stuff register args the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 regs[i].set1(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
1057 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1061 assert(sig_bt[i + 1] == T_VOID, "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 if (fp_args < Argument::n_float_register_parameters_c) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1063 regs[i].set2(FP_ArgReg[fp_args++]->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 int_args++;
a61af66fc99e Initial load
duke
parents:
diff changeset
1066 // Allocate slots for callee to stuff register args the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1068 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1070 regs[i].set2(VMRegImpl::stack2reg(stk_args));
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 stk_args += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 case T_VOID: // Halves of longs and doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 assert(i != 0 && (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), "expecting half");
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 regs[i].set_bad();
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 #ifdef _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 // windows abi requires that we always allocate enough stack space
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 // for 4 64bit registers to be stored down.
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 if (stk_args < 8) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 stk_args = 8;
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 #endif // _WIN64
a61af66fc99e Initial load
duke
parents:
diff changeset
1090
a61af66fc99e Initial load
duke
parents:
diff changeset
1091 return stk_args;
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1093
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 // On 64 bit we will store integer like items to the stack as
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 // 64 bits items (sparc abi) even though java would only store
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 // 32bits for a parameter. On 32bit it will simply be 32 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 // So this routine will do 32->32 on 32bit and 32->64 on 64bit
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 static void move32_64(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1101 // stack to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 __ movslq(rax, Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 __ movq(Address(rsp, reg2offset_out(dst.first())), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 __ movslq(dst.first()->as_Register(), Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1109 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1110 // Do we really have to sign extend???
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 // __ movslq(src.first()->as_Register(), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 __ movq(Address(rsp, reg2offset_out(dst.first())), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 // Do we really have to sign extend???
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 // __ movslq(dst.first()->as_Register(), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 if (dst.first() != src.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1117 __ movq(dst.first()->as_Register(), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1118 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1121
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1122 static void move_ptr(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1123 if (src.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1124 if (dst.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1125 // stack to stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1126 __ movq(rax, Address(rbp, reg2offset_in(src.first())));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1127 __ movq(Address(rsp, reg2offset_out(dst.first())), rax);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1128 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1129 // stack to reg
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1130 __ movq(dst.first()->as_Register(), Address(rbp, reg2offset_in(src.first())));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1131 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1132 } else if (dst.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1133 // reg to stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1134 __ movq(Address(rsp, reg2offset_out(dst.first())), src.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1135 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1136 if (dst.first() != src.first()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1137 __ movq(dst.first()->as_Register(), src.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1138 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1139 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1140 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1141
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 // An oop arg. Must pass a handle not the oop itself
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 static void object_move(MacroAssembler* masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 OopMap* map,
a61af66fc99e Initial load
duke
parents:
diff changeset
1145 int oop_handle_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 int framesize_in_slots,
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 VMRegPair src,
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 VMRegPair dst,
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 bool is_receiver,
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 int* receiver_offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1151
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 // must pass a handle. First figure out the location we use as a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
1153
a61af66fc99e Initial load
duke
parents:
diff changeset
1154 Register rHandle = dst.first()->is_stack() ? rax : dst.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1155
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 // See if oop is NULL if it is we need no handle
a61af66fc99e Initial load
duke
parents:
diff changeset
1157
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1159
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 // Oop is already on the stack as an argument
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 int offset_in_older_frame = src.first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1164 *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1166
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1167 __ cmpptr(Address(rbp, reg2offset_in(src.first())), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1168 __ lea(rHandle, Address(rbp, reg2offset_in(src.first())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 // conditionally move a NULL
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1170 __ cmovptr(Assembler::equal, rHandle, Address(rbp, reg2offset_in(src.first())));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1172
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 // Oop is in an a register we must store it to the space we reserve
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 // on the stack for oop_handles and pass a handle if oop is non-NULL
a61af66fc99e Initial load
duke
parents:
diff changeset
1175
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 const Register rOop = src.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 int oop_slot;
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 if (rOop == j_rarg0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 oop_slot = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 else if (rOop == j_rarg1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 oop_slot = 1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 else if (rOop == j_rarg2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 oop_slot = 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 else if (rOop == j_rarg3)
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 oop_slot = 3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 else if (rOop == j_rarg4)
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 oop_slot = 4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1189 assert(rOop == j_rarg5, "wrong register");
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 oop_slot = 5;
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1192
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 oop_slot = oop_slot * VMRegImpl::slots_per_word + oop_handle_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 int offset = oop_slot*VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1195
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 map->set_oop(VMRegImpl::stack2reg(oop_slot));
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 // Store oop in handle area, may be NULL
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1198 __ movptr(Address(rsp, offset), rOop);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1199 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 *receiver_offset = offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1202
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1203 __ cmpptr(rOop, (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1204 __ lea(rHandle, Address(rsp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 // conditionally move a NULL from the handle area where it was just stored
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1206 __ cmovptr(Assembler::equal, rHandle, Address(rsp, offset));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1208
a61af66fc99e Initial load
duke
parents:
diff changeset
1209 // If arg is on the stack then place it otherwise it is already in correct reg.
a61af66fc99e Initial load
duke
parents:
diff changeset
1210 if (dst.first()->is_stack()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1211 __ movptr(Address(rsp, reg2offset_out(dst.first())), rHandle);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1214
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 // A float arg may have to do float reg int reg conversion
a61af66fc99e Initial load
duke
parents:
diff changeset
1216 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 assert(!src.second()->is_valid() && !dst.second()->is_valid(), "bad float_move");
a61af66fc99e Initial load
duke
parents:
diff changeset
1218
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 // The calling conventions assures us that each VMregpair is either
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 // all really one physical register or adjacent stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 // This greatly simplifies the cases here compared to sparc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1222
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 __ movl(rax, Address(rbp, reg2offset_in(src.first())));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1226 __ movptr(Address(rsp, reg2offset_out(dst.first())), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1229 assert(dst.first()->is_XMMRegister(), "only expect xmm registers as parameters");
a61af66fc99e Initial load
duke
parents:
diff changeset
1230 __ movflt(dst.first()->as_XMMRegister(), Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1231 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1233 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 assert(src.first()->is_XMMRegister(), "only expect xmm registers as parameters");
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 __ movflt(Address(rsp, reg2offset_out(dst.first())), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 // reg to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 __ movdbl(dst.first()->as_XMMRegister(), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1242 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1243 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1244
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 // A long move
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1247
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 // The calling conventions assures us that each VMregpair is either
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 // all really one physical register or adjacent stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 // This greatly simplifies the cases here compared to sparc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1251
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 if (src.is_single_phys_reg() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1253 if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 if (dst.first() != src.first()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1255 __ mov(dst.first()->as_Register(), src.first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1257 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1258 assert(dst.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1259 __ movq(Address(rsp, reg2offset_out(dst.first())), src.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 } else if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 assert(src.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 __ movq(dst.first()->as_Register(), Address(rbp, reg2offset_out(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 assert(src.is_single_reg() && dst.is_single_reg(), "not stack pairs");
a61af66fc99e Initial load
duke
parents:
diff changeset
1266 __ movq(rax, Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 __ movq(Address(rsp, reg2offset_out(dst.first())), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
1268 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1269 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1270
a61af66fc99e Initial load
duke
parents:
diff changeset
1271 // A double move
a61af66fc99e Initial load
duke
parents:
diff changeset
1272 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1273
a61af66fc99e Initial load
duke
parents:
diff changeset
1274 // The calling conventions assures us that each VMregpair is either
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 // all really one physical register or adjacent stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1276 // This greatly simplifies the cases here compared to sparc.
a61af66fc99e Initial load
duke
parents:
diff changeset
1277
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 if (src.is_single_phys_reg() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1280 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1281 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 __ movdbl(dst.first()->as_XMMRegister(), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1283 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 assert(dst.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 __ movdbl(Address(rsp, reg2offset_out(dst.first())), src.first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1287 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1288 } else if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 assert(src.is_single_reg(), "not a stack pair");
a61af66fc99e Initial load
duke
parents:
diff changeset
1290 __ movdbl(dst.first()->as_XMMRegister(), Address(rbp, reg2offset_out(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1291 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1292 assert(src.is_single_reg() && dst.is_single_reg(), "not stack pairs");
a61af66fc99e Initial load
duke
parents:
diff changeset
1293 __ movq(rax, Address(rbp, reg2offset_in(src.first())));
a61af66fc99e Initial load
duke
parents:
diff changeset
1294 __ movq(Address(rsp, reg2offset_out(dst.first())), rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
1295 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1297
a61af66fc99e Initial load
duke
parents:
diff changeset
1298
a61af66fc99e Initial load
duke
parents:
diff changeset
1299 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 // We always ignore the frame_slots arg and just use the space just below frame pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
1301 // which by this time is free to use
a61af66fc99e Initial load
duke
parents:
diff changeset
1302 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1303 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1304 __ movflt(Address(rbp, -wordSize), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1305 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1307 __ movdbl(Address(rbp, -wordSize), xmm0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1308 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1309 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1310 default: {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1311 __ movptr(Address(rbp, -wordSize), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1312 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1313 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1314 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1315
a61af66fc99e Initial load
duke
parents:
diff changeset
1316 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1317 // We always ignore the frame_slots arg and just use the space just below frame pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
1318 // which by this time is free to use
a61af66fc99e Initial load
duke
parents:
diff changeset
1319 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1320 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1321 __ movflt(xmm0, Address(rbp, -wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1322 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1323 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1324 __ movdbl(xmm0, Address(rbp, -wordSize));
a61af66fc99e Initial load
duke
parents:
diff changeset
1325 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1326 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1327 default: {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1328 __ movptr(rax, Address(rbp, -wordSize));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1329 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1330 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1331 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1332
a61af66fc99e Initial load
duke
parents:
diff changeset
1333 static void save_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 for ( int i = first_arg ; i < arg_count ; i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 if (args[i].first()->is_Register()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1336 __ push(args[i].first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1337 } else if (args[i].first()->is_XMMRegister()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1338 __ subptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 __ movdbl(Address(rsp, 0), args[i].first()->as_XMMRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1340 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1342 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1343
a61af66fc99e Initial load
duke
parents:
diff changeset
1344 static void restore_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1345 for ( int i = arg_count - 1 ; i >= first_arg ; i-- ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1346 if (args[i].first()->is_Register()) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1347 __ pop(args[i].first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1348 } else if (args[i].first()->is_XMMRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1349 __ movdbl(args[i].first()->as_XMMRegister(), Address(rsp, 0));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1350 __ addptr(rsp, 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1351 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1352 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1354
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1355
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1356 static void save_or_restore_arguments(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1357 const int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1358 const int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1359 const int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1360 OopMap* map,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1361 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1362 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1363 // if map is non-NULL then the code should store the values,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1364 // otherwise it should load them.
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1365 int slot = arg_save_area;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1366 // Save down double word first
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1367 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1368 if (in_regs[i].first()->is_XMMRegister() && in_sig_bt[i] == T_DOUBLE) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1369 int offset = slot * VMRegImpl::stack_slot_size;
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1370 slot += VMRegImpl::slots_per_word;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1371 assert(slot <= stack_slots, "overflow");
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1372 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1373 __ movdbl(Address(rsp, offset), in_regs[i].first()->as_XMMRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1374 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1375 __ movdbl(in_regs[i].first()->as_XMMRegister(), Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1376 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1377 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1378 if (in_regs[i].first()->is_Register() &&
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1379 (in_sig_bt[i] == T_LONG || in_sig_bt[i] == T_ARRAY)) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1380 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1381 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1382 __ movq(Address(rsp, offset), in_regs[i].first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1383 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1384 map->set_oop(VMRegImpl::stack2reg(slot));;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1385 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1386 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1387 __ movq(in_regs[i].first()->as_Register(), Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1388 }
5907
031df0387c09 7150051: incorrect oopmap in critical native
never
parents: 5905
diff changeset
1389 slot += VMRegImpl::slots_per_word;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1390 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1391 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1392 // Save or restore single word registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1393 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1394 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1395 int offset = slot * VMRegImpl::stack_slot_size;
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1396 slot++;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1397 assert(slot <= stack_slots, "overflow");
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1398
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1399 // Value is in an input register pass we must flush it to the stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1400 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1401 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1402 case T_BOOLEAN:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1403 case T_CHAR:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1404 case T_BYTE:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1405 case T_SHORT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1406 case T_INT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1407 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1408 __ movl(Address(rsp, offset), reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1409 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1410 __ movl(reg, Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1411 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1412 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1413 case T_ARRAY:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1414 case T_LONG:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1415 // handled above
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1416 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1417 case T_OBJECT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1418 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1419 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1420 } else if (in_regs[i].first()->is_XMMRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1421 if (in_sig_bt[i] == T_FLOAT) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1422 int offset = slot * VMRegImpl::stack_slot_size;
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1423 slot++;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1424 assert(slot <= stack_slots, "overflow");
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1425 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1426 __ movflt(Address(rsp, offset), in_regs[i].first()->as_XMMRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1427 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1428 __ movflt(in_regs[i].first()->as_XMMRegister(), Address(rsp, offset));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1429 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1430 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1431 } else if (in_regs[i].first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1432 if (in_sig_bt[i] == T_ARRAY && map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1433 int offset_in_older_frame = in_regs[i].first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1434 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + stack_slots));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1435 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1436 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1437 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1438 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1439
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1440
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1441 // Check GC_locker::needs_gc and enter the runtime if it's true. This
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1442 // keeps a new JNI critical region from starting until a GC has been
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1443 // forced. Save down any oops in registers and describe them in an
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1444 // OopMap.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1445 static void check_needs_gc_for_critical_native(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1446 int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1447 int total_c_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1448 int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1449 int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1450 OopMapSet* oop_maps,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1451 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1452 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1453 __ block_comment("check GC_locker::needs_gc");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1454 Label cont;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1455 __ cmp8(ExternalAddress((address)GC_locker::needs_gc_address()), false);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1456 __ jcc(Assembler::equal, cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1457
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1458 // Save down any incoming oops and call into the runtime to halt for a GC
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1459
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1460 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1461 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1462 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1463
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1464 address the_pc = __ pc();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1465 oop_maps->add_gc_map( __ offset(), map);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1466 __ set_last_Java_frame(rsp, noreg, the_pc);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1467
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1468 __ block_comment("block_for_jni_critical");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1469 __ movptr(c_rarg0, r15_thread);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1470 __ mov(r12, rsp); // remember sp
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1471 __ subptr(rsp, frame::arg_reg_save_area_bytes); // windows
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1472 __ andptr(rsp, -16); // align stack as required by ABI
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1473 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::block_for_jni_critical)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1474 __ mov(rsp, r12); // restore sp
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1475 __ reinit_heapbase();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1476
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1477 __ reset_last_Java_frame(false, true);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1478
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1479 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1480 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1481
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1482 __ bind(cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1483 #ifdef ASSERT
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1484 if (StressCriticalJNINatives) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1485 // Stress register saving
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1486 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1487 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1488 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1489 // Destroy argument registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1490 for (int i = 0; i < total_in_args - 1; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1491 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1492 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1493 __ xorptr(reg, reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1494 } else if (in_regs[i].first()->is_XMMRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1495 __ xorpd(in_regs[i].first()->as_XMMRegister(), in_regs[i].first()->as_XMMRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1496 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1497 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1498 } else if (in_regs[i].first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1499 // Nothing to do
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1500 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1501 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1502 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1503 if (in_sig_bt[i] == T_LONG || in_sig_bt[i] == T_DOUBLE) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1504 i++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1505 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1506 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1507
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1508 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1509 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1510 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1511 #endif
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1512 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1513
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1514 // Unpack an array argument into a pointer to the body and the length
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1515 // if the array is non-null, otherwise pass 0 for both.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1516 static void unpack_array_argument(MacroAssembler* masm, VMRegPair reg, BasicType in_elem_type, VMRegPair body_arg, VMRegPair length_arg) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1517 Register tmp_reg = rax;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1518 assert(!body_arg.first()->is_Register() || body_arg.first()->as_Register() != tmp_reg,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1519 "possible collision");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1520 assert(!length_arg.first()->is_Register() || length_arg.first()->as_Register() != tmp_reg,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1521 "possible collision");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1522
10998
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
1523 __ block_comment("unpack_array_argument {");
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
1524
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1525 // Pass the length, ptr pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1526 Label is_null, done;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1527 VMRegPair tmp;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1528 tmp.set_ptr(tmp_reg->as_VMReg());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1529 if (reg.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1530 // Load the arg up from the stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1531 move_ptr(masm, reg, tmp);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1532 reg = tmp;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1533 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1534 __ testptr(reg.first()->as_Register(), reg.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1535 __ jccb(Assembler::equal, is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1536 __ lea(tmp_reg, Address(reg.first()->as_Register(), arrayOopDesc::base_offset_in_bytes(in_elem_type)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1537 move_ptr(masm, tmp, body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1538 // load the length relative to the body.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1539 __ movl(tmp_reg, Address(tmp_reg, arrayOopDesc::length_offset_in_bytes() -
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1540 arrayOopDesc::base_offset_in_bytes(in_elem_type)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1541 move32_64(masm, tmp, length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1542 __ jmpb(done);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1543 __ bind(is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1544 // Pass zeros
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1545 __ xorptr(tmp_reg, tmp_reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1546 move_ptr(masm, tmp, body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1547 move32_64(masm, tmp, length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1548 __ bind(done);
10998
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
1549
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
1550 __ block_comment("} unpack_array_argument");
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1551 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1552
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1553
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1554 // Different signatures may require very different orders for the move
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1555 // to avoid clobbering other arguments. There's no simple way to
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1556 // order them safely. Compute a safe order for issuing stores and
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1557 // break any cycles in those stores. This code is fairly general but
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1558 // it's not necessary on the other platforms so we keep it in the
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1559 // platform dependent code instead of moving it into a shared file.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1560 // (See bugs 7013347 & 7145024.)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1561 // Note that this code is specific to LP64.
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1562 class ComputeMoveOrder: public StackObj {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1563 class MoveOperation: public ResourceObj {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1564 friend class ComputeMoveOrder;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1565 private:
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1566 VMRegPair _src;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1567 VMRegPair _dst;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1568 int _src_index;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1569 int _dst_index;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1570 bool _processed;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1571 MoveOperation* _next;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1572 MoveOperation* _prev;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1573
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1574 static int get_id(VMRegPair r) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1575 return r.first()->value();
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1576 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1577
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1578 public:
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1579 MoveOperation(int src_index, VMRegPair src, int dst_index, VMRegPair dst):
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1580 _src(src)
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1581 , _src_index(src_index)
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1582 , _dst(dst)
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1583 , _dst_index(dst_index)
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1584 , _next(NULL)
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1585 , _prev(NULL)
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1586 , _processed(false) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1587 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1588
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1589 VMRegPair src() const { return _src; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1590 int src_id() const { return get_id(src()); }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1591 int src_index() const { return _src_index; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1592 VMRegPair dst() const { return _dst; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1593 void set_dst(int i, VMRegPair dst) { _dst_index = i, _dst = dst; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1594 int dst_index() const { return _dst_index; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1595 int dst_id() const { return get_id(dst()); }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1596 MoveOperation* next() const { return _next; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1597 MoveOperation* prev() const { return _prev; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1598 void set_processed() { _processed = true; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1599 bool is_processed() const { return _processed; }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1600
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1601 // insert
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1602 void break_cycle(VMRegPair temp_register) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1603 // create a new store following the last store
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1604 // to move from the temp_register to the original
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1605 MoveOperation* new_store = new MoveOperation(-1, temp_register, dst_index(), dst());
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1606
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1607 // break the cycle of links and insert new_store at the end
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1608 // break the reverse link.
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1609 MoveOperation* p = prev();
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1610 assert(p->next() == this, "must be");
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1611 _prev = NULL;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1612 p->_next = new_store;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1613 new_store->_prev = p;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1614
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1615 // change the original store to save it's value in the temp.
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1616 set_dst(-1, temp_register);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1617 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1618
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1619 void link(GrowableArray<MoveOperation*>& killer) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1620 // link this store in front the store that it depends on
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1621 MoveOperation* n = killer.at_grow(src_id(), NULL);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1622 if (n != NULL) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1623 assert(_next == NULL && n->_prev == NULL, "shouldn't have been set yet");
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1624 _next = n;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1625 n->_prev = this;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1626 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1627 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1628 };
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1629
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1630 private:
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1631 GrowableArray<MoveOperation*> edges;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1632
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1633 public:
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1634 ComputeMoveOrder(int total_in_args, VMRegPair* in_regs, int total_c_args, VMRegPair* out_regs,
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1635 BasicType* in_sig_bt, GrowableArray<int>& arg_order, VMRegPair tmp_vmreg) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1636 // Move operations where the dest is the stack can all be
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1637 // scheduled first since they can't interfere with the other moves.
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1638 for (int i = total_in_args - 1, c_arg = total_c_args - 1; i >= 0; i--, c_arg--) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1639 if (in_sig_bt[i] == T_ARRAY) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1640 c_arg--;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1641 if (out_regs[c_arg].first()->is_stack() &&
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1642 out_regs[c_arg + 1].first()->is_stack()) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1643 arg_order.push(i);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1644 arg_order.push(c_arg);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1645 } else {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1646 if (out_regs[c_arg].first()->is_stack() ||
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1647 in_regs[i].first() == out_regs[c_arg].first()) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1648 add_edge(i, in_regs[i].first(), c_arg, out_regs[c_arg + 1]);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1649 } else {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1650 add_edge(i, in_regs[i].first(), c_arg, out_regs[c_arg]);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1651 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1652 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1653 } else if (in_sig_bt[i] == T_VOID) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1654 arg_order.push(i);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1655 arg_order.push(c_arg);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1656 } else {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1657 if (out_regs[c_arg].first()->is_stack() ||
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1658 in_regs[i].first() == out_regs[c_arg].first()) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1659 arg_order.push(i);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1660 arg_order.push(c_arg);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1661 } else {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1662 add_edge(i, in_regs[i].first(), c_arg, out_regs[c_arg]);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1663 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1664 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1665 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1666 // Break any cycles in the register moves and emit the in the
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1667 // proper order.
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1668 GrowableArray<MoveOperation*>* stores = get_store_order(tmp_vmreg);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1669 for (int i = 0; i < stores->length(); i++) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1670 arg_order.push(stores->at(i)->src_index());
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1671 arg_order.push(stores->at(i)->dst_index());
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1672 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1673 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1674
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1675 // Collected all the move operations
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1676 void add_edge(int src_index, VMRegPair src, int dst_index, VMRegPair dst) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1677 if (src.first() == dst.first()) return;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1678 edges.append(new MoveOperation(src_index, src, dst_index, dst));
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1679 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1680
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1681 // Walk the edges breaking cycles between moves. The result list
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1682 // can be walked in order to produce the proper set of loads
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1683 GrowableArray<MoveOperation*>* get_store_order(VMRegPair temp_register) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1684 // Record which moves kill which values
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1685 GrowableArray<MoveOperation*> killer;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1686 for (int i = 0; i < edges.length(); i++) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1687 MoveOperation* s = edges.at(i);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1688 assert(killer.at_grow(s->dst_id(), NULL) == NULL, "only one killer");
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1689 killer.at_put_grow(s->dst_id(), s, NULL);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1690 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1691 assert(killer.at_grow(MoveOperation::get_id(temp_register), NULL) == NULL,
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1692 "make sure temp isn't in the registers that are killed");
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1693
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1694 // create links between loads and stores
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1695 for (int i = 0; i < edges.length(); i++) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1696 edges.at(i)->link(killer);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1697 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1698
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1699 // at this point, all the move operations are chained together
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1700 // in a doubly linked list. Processing it backwards finds
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1701 // the beginning of the chain, forwards finds the end. If there's
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1702 // a cycle it can be broken at any point, so pick an edge and walk
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1703 // backward until the list ends or we end where we started.
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1704 GrowableArray<MoveOperation*>* stores = new GrowableArray<MoveOperation*>();
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1705 for (int e = 0; e < edges.length(); e++) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1706 MoveOperation* s = edges.at(e);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1707 if (!s->is_processed()) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1708 MoveOperation* start = s;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1709 // search for the beginning of the chain or cycle
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1710 while (start->prev() != NULL && start->prev() != s) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1711 start = start->prev();
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1712 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1713 if (start->prev() == s) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1714 start->break_cycle(temp_register);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1715 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1716 // walk the chain forward inserting to store list
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1717 while (start != NULL) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1718 stores->append(start);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1719 start->set_processed();
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1720 start = start->next();
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1721 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1722 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1723 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1724 return stores;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1725 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1726 };
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1727
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1728 static void verify_oop_args(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1729 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1730 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1731 const VMRegPair* regs) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1732 Register temp_reg = rbx; // not part of any compiled calling seq
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1733 if (VerifyOops) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1734 for (int i = 0; i < method->size_of_parameters(); i++) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1735 if (sig_bt[i] == T_OBJECT ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1736 sig_bt[i] == T_ARRAY) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1737 VMReg r = regs[i].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1738 assert(r->is_valid(), "bad oop arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1739 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1740 __ movptr(temp_reg, Address(rsp, r->reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1741 __ verify_oop(temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1742 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1743 __ verify_oop(r->as_Register());
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1744 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1745 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1746 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1747 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1748 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1749
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1750 static void gen_special_dispatch(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1751 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1752 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1753 const VMRegPair* regs) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1754 verify_oop_args(masm, method, sig_bt, regs);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1755 vmIntrinsics::ID iid = method->intrinsic_id();
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1756
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1757 // Now write the args into the outgoing interpreter space
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1758 bool has_receiver = false;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1759 Register receiver_reg = noreg;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1760 int member_arg_pos = -1;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1761 Register member_reg = noreg;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1762 int ref_kind = MethodHandles::signature_polymorphic_intrinsic_ref_kind(iid);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1763 if (ref_kind != 0) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1764 member_arg_pos = method->size_of_parameters() - 1; // trailing MemberName argument
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1765 member_reg = rbx; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1766 has_receiver = MethodHandles::ref_kind_has_receiver(ref_kind);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1767 } else if (iid == vmIntrinsics::_invokeBasic) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1768 has_receiver = true;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1769 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1770 fatal(err_msg_res("unexpected intrinsic id %d", iid));
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1771 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1772
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1773 if (member_reg != noreg) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1774 // Load the member_arg into register, if necessary.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1775 SharedRuntime::check_member_name_argument_is_last_argument(method, sig_bt, regs);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1776 VMReg r = regs[member_arg_pos].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1777 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1778 __ movptr(member_reg, Address(rsp, r->reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1779 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1780 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1781 member_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1782 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1783 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1784
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1785 if (has_receiver) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1786 // Make sure the receiver is loaded into a register.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1787 assert(method->size_of_parameters() > 0, "oob");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1788 assert(sig_bt[0] == T_OBJECT, "receiver argument must be an object");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1789 VMReg r = regs[0].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1790 assert(r->is_valid(), "bad receiver arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1791 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1792 // Porting note: This assumes that compiled calling conventions always
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1793 // pass the receiver oop in a register. If this is not true on some
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1794 // platform, pick a temp and load the receiver from stack.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1795 fatal("receiver always in a register");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1796 receiver_reg = j_rarg0; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1797 __ movptr(receiver_reg, Address(rsp, r->reg2stack() * VMRegImpl::stack_slot_size + wordSize));
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1798 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1799 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1800 receiver_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1801 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1802 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1803
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1804 // Figure out which address we are really jumping to:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1805 MethodHandles::generate_method_handle_dispatch(masm, iid,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1806 receiver_reg, member_reg, /*for_compiler_entry:*/ true);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1807 }
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
1808
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1809 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1810 // Generate a native wrapper for a given method. The method takes arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
1811 // in the Java compiled code convention, marshals them to the native
a61af66fc99e Initial load
duke
parents:
diff changeset
1812 // convention (handlizes oops, etc), transitions to native, makes the call,
a61af66fc99e Initial load
duke
parents:
diff changeset
1813 // returns to java state (possibly blocking), unhandlizes any result and
a61af66fc99e Initial load
duke
parents:
diff changeset
1814 // returns.
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1815 //
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1816 // Critical native functions are a shorthand for the use of
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1817 // GetPrimtiveArrayCritical and disallow the use of any other JNI
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1818 // functions. The wrapper is expected to unpack the arguments before
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1819 // passing them to the callee and perform checks before and after the
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1820 // native call to ensure that they GC_locker
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1821 // lock_critical/unlock_critical semantics are followed. Some other
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1822 // parts of JNI setup are skipped like the tear down of the JNI handle
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1823 // block and the check for pending exceptions it's impossible for them
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1824 // to be thrown.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1825 //
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1826 // They are roughly structured like this:
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1827 // if (GC_locker::needs_gc())
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1828 // SharedRuntime::block_for_jni_critical();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1829 // tranistion to thread_in_native
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1830 // unpack arrray arguments and call native entry point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1831 // check for safepoint in progress
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1832 // check if any thread suspend flags are set
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1833 // call into JVM and possible unlock the JNI critical
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1834 // if a GC was suppressed while in the critical native.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1835 // transition back to thread_in_Java
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1836 // return to caller
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1837 //
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1838 nmethod* SharedRuntime::generate_native_wrapper(MacroAssembler* masm,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1839 methodHandle method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2245
diff changeset
1840 int compile_id,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1841 BasicType* in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1842 VMRegPair* in_regs,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1843 BasicType ret_type) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1844 if (method->is_method_handle_intrinsic()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1845 vmIntrinsics::ID iid = method->intrinsic_id();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1846 intptr_t start = (intptr_t)__ pc();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1847 int vep_offset = ((intptr_t)__ pc()) - start;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1848 gen_special_dispatch(masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1849 method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1850 in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1851 in_regs);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1852 int frame_complete = ((intptr_t)__ pc()) - start; // not complete, period
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1853 __ flush();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1854 int stack_slots = SharedRuntime::out_preserve_stack_slots(); // no out slots at all, actually
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1855 return nmethod::new_native_nmethod(method,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1856 compile_id,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1857 masm->code(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1858 vep_offset,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1859 frame_complete,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1860 stack_slots / VMRegImpl::slots_per_word,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1861 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1862 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1863 (OopMapSet*)NULL);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1864 }
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1865 bool is_critical_native = true;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1866 address native_func = method->critical_native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1867 if (native_func == NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1868 native_func = method->native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1869 is_critical_native = false;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1870 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1871 assert(native_func != NULL, "must have function");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1872
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1873 // An OopMap for lock (and class if static)
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 intptr_t start = (intptr_t)__ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1876
a61af66fc99e Initial load
duke
parents:
diff changeset
1877 // We have received a description of where all the java arg are located
a61af66fc99e Initial load
duke
parents:
diff changeset
1878 // on entry to the wrapper. We need to convert these args to where
a61af66fc99e Initial load
duke
parents:
diff changeset
1879 // the jni function will expect them. To figure out where they go
a61af66fc99e Initial load
duke
parents:
diff changeset
1880 // we convert the java signature to a C signature by inserting
a61af66fc99e Initial load
duke
parents:
diff changeset
1881 // the hidden arguments as arg[0] and possibly arg[1] (static method)
a61af66fc99e Initial load
duke
parents:
diff changeset
1882
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1883 const int total_in_args = method->size_of_parameters();
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1884 int total_c_args = total_in_args;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1885 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1886 total_c_args += 1;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1887 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1888 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1889 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1890 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1891 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1892 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1893 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1894 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1895 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1896 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1897
a61af66fc99e Initial load
duke
parents:
diff changeset
1898 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1899 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1900 BasicType* in_elem_bt = NULL;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1901
a61af66fc99e Initial load
duke
parents:
diff changeset
1902 int argc = 0;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1903 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1904 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1905 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1906 out_sig_bt[argc++] = T_OBJECT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1907 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1908
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1909 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1910 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1911 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1912 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1913 Thread* THREAD = Thread::current();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1914 in_elem_bt = NEW_RESOURCE_ARRAY(BasicType, total_in_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1915 SignatureStream ss(method->signature());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1916 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1917 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1918 // Arrays are passed as int, elem* pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1919 out_sig_bt[argc++] = T_INT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1920 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1921 Symbol* atype = ss.as_symbol(CHECK_NULL);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1922 const char* at = atype->as_C_string();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1923 if (strlen(at) == 2) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1924 assert(at[0] == '[', "must be");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1925 switch (at[1]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1926 case 'B': in_elem_bt[i] = T_BYTE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1927 case 'C': in_elem_bt[i] = T_CHAR; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1928 case 'D': in_elem_bt[i] = T_DOUBLE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1929 case 'F': in_elem_bt[i] = T_FLOAT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1930 case 'I': in_elem_bt[i] = T_INT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1931 case 'J': in_elem_bt[i] = T_LONG; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1932 case 'S': in_elem_bt[i] = T_SHORT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1933 case 'Z': in_elem_bt[i] = T_BOOLEAN; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1934 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1935 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1936 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1937 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1938 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1939 in_elem_bt[i] = T_VOID;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1940 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1941 if (in_sig_bt[i] != T_VOID) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1942 assert(in_sig_bt[i] == ss.type(), "must match");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1943 ss.next();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1944 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1945 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1946 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1947
a61af66fc99e Initial load
duke
parents:
diff changeset
1948 // Now figure out where the args must be stored and how much stack space
a61af66fc99e Initial load
duke
parents:
diff changeset
1949 // they require.
a61af66fc99e Initial load
duke
parents:
diff changeset
1950 int out_arg_slots;
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 10998
diff changeset
1951 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, NULL, total_c_args);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1952
a61af66fc99e Initial load
duke
parents:
diff changeset
1953 // Compute framesize for the wrapper. We need to handlize all oops in
a61af66fc99e Initial load
duke
parents:
diff changeset
1954 // incoming registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1955
a61af66fc99e Initial load
duke
parents:
diff changeset
1956 // Calculate the total number of stack slots we will need.
a61af66fc99e Initial load
duke
parents:
diff changeset
1957
a61af66fc99e Initial load
duke
parents:
diff changeset
1958 // First count the abi requirement plus all of the outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
1959 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
1960
a61af66fc99e Initial load
duke
parents:
diff changeset
1961 // Now the space for the inbound oop handle area
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1962 int total_save_slots = 6 * VMRegImpl::slots_per_word; // 6 arguments passed in registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1963 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1964 // Critical natives may have to call out so they need a save area
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1965 // for register arguments.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1966 int double_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1967 int single_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1968 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1969 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1970 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1971 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1972 case T_BOOLEAN:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1973 case T_BYTE:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1974 case T_SHORT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1975 case T_CHAR:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1976 case T_INT: single_slots++; break;
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5907
diff changeset
1977 case T_ARRAY: // specific to LP64 (7145024)
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1978 case T_LONG: double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1979 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1980 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1981 } else if (in_regs[i].first()->is_XMMRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1982 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1983 case T_FLOAT: single_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1984 case T_DOUBLE: double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1985 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1986 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1987 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1988 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1989 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1990 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1991 total_save_slots = double_slots * 2 + single_slots;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1992 // align the save area
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1993 if (double_slots != 0) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1994 stack_slots = round_to(stack_slots, 2);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1995 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1996 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1997
a61af66fc99e Initial load
duke
parents:
diff changeset
1998 int oop_handle_offset = stack_slots;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
1999 stack_slots += total_save_slots;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2000
a61af66fc99e Initial load
duke
parents:
diff changeset
2001 // Now any space we need for handlizing a klass if static method
a61af66fc99e Initial load
duke
parents:
diff changeset
2002
a61af66fc99e Initial load
duke
parents:
diff changeset
2003 int klass_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2004 int klass_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2005 int lock_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2006 bool is_static = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2007
a61af66fc99e Initial load
duke
parents:
diff changeset
2008 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2009 klass_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2010 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
2011 klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
2012 is_static = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2013 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2014
a61af66fc99e Initial load
duke
parents:
diff changeset
2015 // Plus a lock if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
2016
a61af66fc99e Initial load
duke
parents:
diff changeset
2017 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2018 lock_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2019 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
2020 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2021
a61af66fc99e Initial load
duke
parents:
diff changeset
2022 // Now a place (+2) to save return values or temp during shuffling
a61af66fc99e Initial load
duke
parents:
diff changeset
2023 // + 4 for return address (which we own) and saved rbp
a61af66fc99e Initial load
duke
parents:
diff changeset
2024 stack_slots += 6;
a61af66fc99e Initial load
duke
parents:
diff changeset
2025
a61af66fc99e Initial load
duke
parents:
diff changeset
2026 // Ok The space we have allocated will look like:
a61af66fc99e Initial load
duke
parents:
diff changeset
2027 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2028 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2029 // FP-> | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2030 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2031 // | 2 slots for moves |
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2033 // | lock box (if sync) |
a61af66fc99e Initial load
duke
parents:
diff changeset
2034 // |---------------------| <- lock_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2035 // | klass (if static) |
a61af66fc99e Initial load
duke
parents:
diff changeset
2036 // |---------------------| <- klass_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2037 // | oopHandle area |
a61af66fc99e Initial load
duke
parents:
diff changeset
2038 // |---------------------| <- oop_handle_offset (6 java arg registers)
a61af66fc99e Initial load
duke
parents:
diff changeset
2039 // | outbound memory |
a61af66fc99e Initial load
duke
parents:
diff changeset
2040 // | based arguments |
a61af66fc99e Initial load
duke
parents:
diff changeset
2041 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2042 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2043 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2044 // SP-> | out_preserved_slots |
a61af66fc99e Initial load
duke
parents:
diff changeset
2045 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2046 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2047
a61af66fc99e Initial load
duke
parents:
diff changeset
2048
a61af66fc99e Initial load
duke
parents:
diff changeset
2049 // Now compute actual number of stack words we need rounding to make
a61af66fc99e Initial load
duke
parents:
diff changeset
2050 // stack properly aligned.
524
c9004fe53695 6792301: StackAlignmentInBytes not honored for compiled native methods
xlu
parents: 520
diff changeset
2051 stack_slots = round_to(stack_slots, StackAlignmentInSlots);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2052
a61af66fc99e Initial load
duke
parents:
diff changeset
2053 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
2054
a61af66fc99e Initial load
duke
parents:
diff changeset
2055 // First thing make an ic check to see if we should even be here
a61af66fc99e Initial load
duke
parents:
diff changeset
2056
a61af66fc99e Initial load
duke
parents:
diff changeset
2057 // We are free to use all registers as temps without saving them and
a61af66fc99e Initial load
duke
parents:
diff changeset
2058 // restoring them except rbp. rbp is the only callee save register
a61af66fc99e Initial load
duke
parents:
diff changeset
2059 // as far as the interpreter and the compiler(s) are concerned.
a61af66fc99e Initial load
duke
parents:
diff changeset
2060
a61af66fc99e Initial load
duke
parents:
diff changeset
2061
a61af66fc99e Initial load
duke
parents:
diff changeset
2062 const Register ic_reg = rax;
a61af66fc99e Initial load
duke
parents:
diff changeset
2063 const Register receiver = j_rarg0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2064
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2065 Label hit;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2066 Label exception_pending;
a61af66fc99e Initial load
duke
parents:
diff changeset
2067
848
fe95187e8882 6859338: amd64 native unverified entry point pushes values before implicit null check
never
parents: 682
diff changeset
2068 assert_different_registers(ic_reg, receiver, rscratch1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2069 __ verify_oop(receiver);
848
fe95187e8882 6859338: amd64 native unverified entry point pushes values before implicit null check
never
parents: 682
diff changeset
2070 __ load_klass(rscratch1, receiver);
fe95187e8882 6859338: amd64 native unverified entry point pushes values before implicit null check
never
parents: 682
diff changeset
2071 __ cmpq(ic_reg, rscratch1);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2072 __ jcc(Assembler::equal, hit);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2073
a61af66fc99e Initial load
duke
parents:
diff changeset
2074 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2075
a61af66fc99e Initial load
duke
parents:
diff changeset
2076 // Verified entry point must be aligned
a61af66fc99e Initial load
duke
parents:
diff changeset
2077 __ align(8);
a61af66fc99e Initial load
duke
parents:
diff changeset
2078
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2079 __ bind(hit);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2080
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2081 int vep_offset = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
2082
a61af66fc99e Initial load
duke
parents:
diff changeset
2083 // The instruction at the verified entry point must be 5 bytes or longer
a61af66fc99e Initial load
duke
parents:
diff changeset
2084 // because it can be patched on the fly by make_non_entrant. The stack bang
a61af66fc99e Initial load
duke
parents:
diff changeset
2085 // instruction fits that requirement.
a61af66fc99e Initial load
duke
parents:
diff changeset
2086
a61af66fc99e Initial load
duke
parents:
diff changeset
2087 // Generate stack overflow check
a61af66fc99e Initial load
duke
parents:
diff changeset
2088
a61af66fc99e Initial load
duke
parents:
diff changeset
2089 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2090 __ bang_stack_with_offset(StackShadowPages*os::vm_page_size());
a61af66fc99e Initial load
duke
parents:
diff changeset
2091 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2092 // need a 5 byte instruction to allow MT safe patching to non-entrant
a61af66fc99e Initial load
duke
parents:
diff changeset
2093 __ fat_nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2094 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2095
a61af66fc99e Initial load
duke
parents:
diff changeset
2096 // Generate a new frame for the wrapper.
a61af66fc99e Initial load
duke
parents:
diff changeset
2097 __ enter();
a61af66fc99e Initial load
duke
parents:
diff changeset
2098 // -2 because return address is already present and so is saved rbp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2099 __ subptr(rsp, stack_size - 2*wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2100
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2101 // Frame is now completed as far as size and linkage.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2102 int frame_complete = ((intptr_t)__ pc()) - start;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2103
17780
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
2104 if (UseRTMLocking) {
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
2105 // Abort RTM transaction before calling JNI
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
2106 // because critical section will be large and will be
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
2107 // aborted anyway. Also nmethod could be deoptimized.
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
2108 __ xabort(0);
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
2109 }
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
2110
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2111 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2112 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2113 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2114 __ mov(rax, rsp);
605
98cb887364d3 6810672: Comment typos
twisti
parents: 524
diff changeset
2115 __ andptr(rax, -16); // must be 16 byte boundary (see amd64 ABI)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2116 __ cmpptr(rax, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2117 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2118 __ stop("improperly aligned stack");
a61af66fc99e Initial load
duke
parents:
diff changeset
2119 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2120 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2121 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2122
a61af66fc99e Initial load
duke
parents:
diff changeset
2123
a61af66fc99e Initial load
duke
parents:
diff changeset
2124 // We use r14 as the oop handle for the receiver/klass
a61af66fc99e Initial load
duke
parents:
diff changeset
2125 // It is callee save so it survives the call to native
a61af66fc99e Initial load
duke
parents:
diff changeset
2126
a61af66fc99e Initial load
duke
parents:
diff changeset
2127 const Register oop_handle_reg = r14;
a61af66fc99e Initial load
duke
parents:
diff changeset
2128
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2129 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2130 check_needs_gc_for_critical_native(masm, stack_slots, total_c_args, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2131 oop_handle_offset, oop_maps, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2132 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2133
a61af66fc99e Initial load
duke
parents:
diff changeset
2134 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2135 // We immediately shuffle the arguments so that any vm call we have to
a61af66fc99e Initial load
duke
parents:
diff changeset
2136 // make from here on out (sync slow path, jvmti, etc.) we will have
a61af66fc99e Initial load
duke
parents:
diff changeset
2137 // captured the oops from our caller and have a valid oopMap for
a61af66fc99e Initial load
duke
parents:
diff changeset
2138 // them.
a61af66fc99e Initial load
duke
parents:
diff changeset
2139
a61af66fc99e Initial load
duke
parents:
diff changeset
2140 // -----------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2141 // The Grand Shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
2142
a61af66fc99e Initial load
duke
parents:
diff changeset
2143 // The Java calling convention is either equal (linux) or denser (win64) than the
a61af66fc99e Initial load
duke
parents:
diff changeset
2144 // c calling convention. However the because of the jni_env argument the c calling
a61af66fc99e Initial load
duke
parents:
diff changeset
2145 // convention always has at least one more (and two for static) arguments than Java.
a61af66fc99e Initial load
duke
parents:
diff changeset
2146 // Therefore if we move the args from java -> c backwards then we will never have
a61af66fc99e Initial load
duke
parents:
diff changeset
2147 // a register->register conflict and we don't have to build a dependency graph
a61af66fc99e Initial load
duke
parents:
diff changeset
2148 // and figure out how to break any cycles.
a61af66fc99e Initial load
duke
parents:
diff changeset
2149 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2150
a61af66fc99e Initial load
duke
parents:
diff changeset
2151 // Record esp-based slot for receiver on stack for non-static methods
a61af66fc99e Initial load
duke
parents:
diff changeset
2152 int receiver_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2153
a61af66fc99e Initial load
duke
parents:
diff changeset
2154 // This is a trick. We double the stack slots so we can claim
a61af66fc99e Initial load
duke
parents:
diff changeset
2155 // the oops in the caller's frame. Since we are sure to have
a61af66fc99e Initial load
duke
parents:
diff changeset
2156 // more args than the caller doubling is enough to make
a61af66fc99e Initial load
duke
parents:
diff changeset
2157 // sure we can capture all the incoming oop args from the
a61af66fc99e Initial load
duke
parents:
diff changeset
2158 // caller.
a61af66fc99e Initial load
duke
parents:
diff changeset
2159 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2160 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
a61af66fc99e Initial load
duke
parents:
diff changeset
2161
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 // Mark location of rbp (someday)
a61af66fc99e Initial load
duke
parents:
diff changeset
2163 // map->set_callee_saved(VMRegImpl::stack2reg( stack_slots - 2), stack_slots * 2, 0, vmreg(rbp));
a61af66fc99e Initial load
duke
parents:
diff changeset
2164
a61af66fc99e Initial load
duke
parents:
diff changeset
2165 // Use eax, ebx as temporaries during any memory-memory moves we have to do
a61af66fc99e Initial load
duke
parents:
diff changeset
2166 // All inbound args are referenced based on rbp and all outbound args via rsp.
a61af66fc99e Initial load
duke
parents:
diff changeset
2167
a61af66fc99e Initial load
duke
parents:
diff changeset
2168
a61af66fc99e Initial load
duke
parents:
diff changeset
2169 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2170 bool reg_destroyed[RegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
2171 bool freg_destroyed[XMMRegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
2172 for ( int r = 0 ; r < RegisterImpl::number_of_registers ; r++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2173 reg_destroyed[r] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2174 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2175 for ( int f = 0 ; f < XMMRegisterImpl::number_of_registers ; f++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2176 freg_destroyed[f] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2177 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2178
a61af66fc99e Initial load
duke
parents:
diff changeset
2179 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2180
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2181 // This may iterate in two different directions depending on the
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2182 // kind of native it is. The reason is that for regular JNI natives
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2183 // the incoming and outgoing registers are offset upwards and for
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2184 // critical natives they are offset down.
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2185 GrowableArray<int> arg_order(2 * total_in_args);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2186 VMRegPair tmp_vmreg;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2187 tmp_vmreg.set1(rbx->as_VMReg());
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2188
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2189 if (!is_critical_native) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2190 for (int i = total_in_args - 1, c_arg = total_c_args - 1; i >= 0; i--, c_arg--) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2191 arg_order.push(i);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2192 arg_order.push(c_arg);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2193 }
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2194 } else {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2195 // Compute a valid move order, using tmp_vmreg to break any cycles
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2196 ComputeMoveOrder cmo(total_in_args, in_regs, total_c_args, out_regs, in_sig_bt, arg_order, tmp_vmreg);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2197 }
5905
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2198
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2199 int temploc = -1;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2200 for (int ai = 0; ai < arg_order.length(); ai += 2) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2201 int i = arg_order.at(ai);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2202 int c_arg = arg_order.at(ai + 1);
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2203 __ block_comment(err_msg("move %d -> %d", i, c_arg));
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2204 if (c_arg == -1) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2205 assert(is_critical_native, "should only be required for critical natives");
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2206 // This arg needs to be moved to a temporary
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2207 __ mov(tmp_vmreg.first()->as_Register(), in_regs[i].first()->as_Register());
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2208 in_regs[i] = tmp_vmreg;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2209 temploc = i;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2210 continue;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2211 } else if (i == -1) {
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2212 assert(is_critical_native, "should only be required for critical natives");
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2213 // Read from the temporary location
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2214 assert(temploc != -1, "must be valid");
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2215 i = temploc;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2216 temploc = -1;
2ee7dcc77c63 7145024: Crashes in ucrypto related to C2
never
parents: 5904
diff changeset
2217 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2218 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2219 if (in_regs[i].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2220 assert(!reg_destroyed[in_regs[i].first()->as_Register()->encoding()], "destroyed reg!");
a61af66fc99e Initial load
duke
parents:
diff changeset
2221 } else if (in_regs[i].first()->is_XMMRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2222 assert(!freg_destroyed[in_regs[i].first()->as_XMMRegister()->encoding()], "destroyed reg!");
a61af66fc99e Initial load
duke
parents:
diff changeset
2223 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2224 if (out_regs[c_arg].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2225 reg_destroyed[out_regs[c_arg].first()->as_Register()->encoding()] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2226 } else if (out_regs[c_arg].first()->is_XMMRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2227 freg_destroyed[out_regs[c_arg].first()->as_XMMRegister()->encoding()] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2228 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2229 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2230 switch (in_sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2231 case T_ARRAY:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2232 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2233 unpack_array_argument(masm, in_regs[i], in_elem_bt[i], out_regs[c_arg + 1], out_regs[c_arg]);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2234 c_arg++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2235 #ifdef ASSERT
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2236 if (out_regs[c_arg].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2237 reg_destroyed[out_regs[c_arg].first()->as_Register()->encoding()] = true;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2238 } else if (out_regs[c_arg].first()->is_XMMRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2239 freg_destroyed[out_regs[c_arg].first()->as_XMMRegister()->encoding()] = true;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2240 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2241 #endif
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2242 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2243 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2244 case T_OBJECT:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2245 assert(!is_critical_native, "no oop arguments");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2246 object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
a61af66fc99e Initial load
duke
parents:
diff changeset
2247 ((i == 0) && (!is_static)),
a61af66fc99e Initial load
duke
parents:
diff changeset
2248 &receiver_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
2249 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2250 case T_VOID:
a61af66fc99e Initial load
duke
parents:
diff changeset
2251 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2252
a61af66fc99e Initial load
duke
parents:
diff changeset
2253 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
2254 float_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2255 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2256
a61af66fc99e Initial load
duke
parents:
diff changeset
2257 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
2258 assert( i + 1 < total_in_args &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 in_sig_bt[i + 1] == T_VOID &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2260 out_sig_bt[c_arg+1] == T_VOID, "bad arg list");
a61af66fc99e Initial load
duke
parents:
diff changeset
2261 double_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2262 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2263
a61af66fc99e Initial load
duke
parents:
diff changeset
2264 case T_LONG :
a61af66fc99e Initial load
duke
parents:
diff changeset
2265 long_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2266 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2267
a61af66fc99e Initial load
duke
parents:
diff changeset
2268 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
a61af66fc99e Initial load
duke
parents:
diff changeset
2269
a61af66fc99e Initial load
duke
parents:
diff changeset
2270 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
2271 move32_64(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2272 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2273 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2274
10998
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2275 int c_arg;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2276
a61af66fc99e Initial load
duke
parents:
diff changeset
2277 // Pre-load a static method's oop into r14. Used both by locking code and
a61af66fc99e Initial load
duke
parents:
diff changeset
2278 // the normal JNI call code.
10998
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2279 if (!is_critical_native) {
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2280 // point c_arg at the first arg that is already loaded in case we
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2281 // need to spill before we call out
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2282 c_arg = total_c_args - total_in_args;
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2283
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2284 if (method->is_static()) {
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2285
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2286 // load oop into a register
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2287 __ movoop(oop_handle_reg, JNIHandles::make_local(method->method_holder()->java_mirror()));
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2288
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2289 // Now handlize the static class mirror it's known not-null.
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2290 __ movptr(Address(rsp, klass_offset), oop_handle_reg);
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2291 map->set_oop(VMRegImpl::stack2reg(klass_slot_offset));
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2292
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2293 // Now get the handle
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2294 __ lea(oop_handle_reg, Address(rsp, klass_offset));
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2295 // store the klass handle as second argument
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2296 __ movptr(c_rarg1, oop_handle_reg);
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2297 // and protect the arg if we must spill
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2298 c_arg--;
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2299 }
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2300 } else {
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2301 // For JNI critical methods we need to save all registers in save_args.
e7f5651d459c 8003268: SharedRuntime::generate_native_wrapper doesn't save all registers across runtime tracing calls for JNI critical native methods
twisti
parents: 8873
diff changeset
2302 c_arg = 0;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2303 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2304
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 // Change state to native (we save the return address in the thread, since it might not
a61af66fc99e Initial load
duke
parents:
diff changeset
2306 // be pushed on the stack when we do a a stack traversal). It is enough that the pc()
a61af66fc99e Initial load
duke
parents:
diff changeset
2307 // points into the right code segment. It does not have to be the correct return pc.
a61af66fc99e Initial load
duke
parents:
diff changeset
2308 // We use the same pc/oopMap repeatedly when we call out
a61af66fc99e Initial load
duke
parents:
diff changeset
2309
a61af66fc99e Initial load
duke
parents:
diff changeset
2310 intptr_t the_pc = (intptr_t) __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2311 oop_maps->add_gc_map(the_pc - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
2312
a61af66fc99e Initial load
duke
parents:
diff changeset
2313 __ set_last_Java_frame(rsp, noreg, (address)the_pc);
a61af66fc99e Initial load
duke
parents:
diff changeset
2314
a61af66fc99e Initial load
duke
parents:
diff changeset
2315
a61af66fc99e Initial load
duke
parents:
diff changeset
2316 // We have all of the arguments setup at this point. We must not touch any register
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 // argument registers at this point (what if we save/restore them there are no oop?
a61af66fc99e Initial load
duke
parents:
diff changeset
2318
a61af66fc99e Initial load
duke
parents:
diff changeset
2319 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2320 SkipIfEqual skip(masm, &DTraceMethodProbes, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 // protect the args we've loaded
a61af66fc99e Initial load
duke
parents:
diff changeset
2322 save_args(masm, total_c_args, c_arg, out_regs);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2323 __ mov_metadata(c_rarg1, method());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2324 __ call_VM_leaf(
a61af66fc99e Initial load
duke
parents:
diff changeset
2325 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
a61af66fc99e Initial load
duke
parents:
diff changeset
2326 r15_thread, c_rarg1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2327 restore_args(masm, total_c_args, c_arg, out_regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
2328 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2329
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2330 // RedefineClasses() tracing support for obsolete method entry
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2331 if (RC_TRACE_IN_RANGE(0x00001000, 0x00002000)) {
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2332 // protect the args we've loaded
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2333 save_args(masm, total_c_args, c_arg, out_regs);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2334 __ mov_metadata(c_rarg1, method());
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2335 __ call_VM_leaf(
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2336 CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2337 r15_thread, c_rarg1);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2338 restore_args(masm, total_c_args, c_arg, out_regs);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2339 }
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 304
diff changeset
2340
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2341 // Lock a synchronized method
a61af66fc99e Initial load
duke
parents:
diff changeset
2342
a61af66fc99e Initial load
duke
parents:
diff changeset
2343 // Register definitions used by locking and unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
2344
a61af66fc99e Initial load
duke
parents:
diff changeset
2345 const Register swap_reg = rax; // Must use rax for cmpxchg instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
2346 const Register obj_reg = rbx; // Will contain the oop
a61af66fc99e Initial load
duke
parents:
diff changeset
2347 const Register lock_reg = r13; // Address of compiler lock object (BasicLock)
a61af66fc99e Initial load
duke
parents:
diff changeset
2348 const Register old_hdr = r13; // value of old header at unlock time
a61af66fc99e Initial load
duke
parents:
diff changeset
2349
a61af66fc99e Initial load
duke
parents:
diff changeset
2350 Label slow_path_lock;
a61af66fc99e Initial load
duke
parents:
diff changeset
2351 Label lock_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2352
a61af66fc99e Initial load
duke
parents:
diff changeset
2353 if (method->is_synchronized()) {
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2354 assert(!is_critical_native, "unhandled");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2355
a61af66fc99e Initial load
duke
parents:
diff changeset
2356
a61af66fc99e Initial load
duke
parents:
diff changeset
2357 const int mark_word_offset = BasicLock::displaced_header_offset_in_bytes();
a61af66fc99e Initial load
duke
parents:
diff changeset
2358
a61af66fc99e Initial load
duke
parents:
diff changeset
2359 // Get the handle (the 2nd argument)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2360 __ mov(oop_handle_reg, c_rarg1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2361
a61af66fc99e Initial load
duke
parents:
diff changeset
2362 // Get address of the box
a61af66fc99e Initial load
duke
parents:
diff changeset
2363
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2364 __ lea(lock_reg, Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2365
a61af66fc99e Initial load
duke
parents:
diff changeset
2366 // Load the oop from the handle
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2367 __ movptr(obj_reg, Address(oop_handle_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2368
a61af66fc99e Initial load
duke
parents:
diff changeset
2369 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2370 __ biased_locking_enter(lock_reg, obj_reg, swap_reg, rscratch1, false, lock_done, &slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2371 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2372
a61af66fc99e Initial load
duke
parents:
diff changeset
2373 // Load immediate 1 into swap_reg %rax
a61af66fc99e Initial load
duke
parents:
diff changeset
2374 __ movl(swap_reg, 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2375
a61af66fc99e Initial load
duke
parents:
diff changeset
2376 // Load (object->mark() | 1) into swap_reg %rax
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2377 __ orptr(swap_reg, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2378
a61af66fc99e Initial load
duke
parents:
diff changeset
2379 // Save (object->mark() | 1) into BasicLock's displaced header
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2380 __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2381
a61af66fc99e Initial load
duke
parents:
diff changeset
2382 if (os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2383 __ lock();
a61af66fc99e Initial load
duke
parents:
diff changeset
2384 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2385
a61af66fc99e Initial load
duke
parents:
diff changeset
2386 // src -> dest iff dest == rax else rax <- dest
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2387 __ cmpxchgptr(lock_reg, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2388 __ jcc(Assembler::equal, lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2389
a61af66fc99e Initial load
duke
parents:
diff changeset
2390 // Hmm should this move to the slow path code area???
a61af66fc99e Initial load
duke
parents:
diff changeset
2391
a61af66fc99e Initial load
duke
parents:
diff changeset
2392 // Test if the oopMark is an obvious stack pointer, i.e.,
a61af66fc99e Initial load
duke
parents:
diff changeset
2393 // 1) (mark & 3) == 0, and
a61af66fc99e Initial load
duke
parents:
diff changeset
2394 // 2) rsp <= mark < mark + os::pagesize()
a61af66fc99e Initial load
duke
parents:
diff changeset
2395 // These 3 tests can be done by evaluating the following
a61af66fc99e Initial load
duke
parents:
diff changeset
2396 // expression: ((mark - rsp) & (3 - os::vm_page_size())),
a61af66fc99e Initial load
duke
parents:
diff changeset
2397 // assuming both stack pointer and pagesize have their
a61af66fc99e Initial load
duke
parents:
diff changeset
2398 // least significant 2 bits clear.
a61af66fc99e Initial load
duke
parents:
diff changeset
2399 // NOTE: the oopMark is in swap_reg %rax as the result of cmpxchg
a61af66fc99e Initial load
duke
parents:
diff changeset
2400
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2401 __ subptr(swap_reg, rsp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2402 __ andptr(swap_reg, 3 - os::vm_page_size());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2403
a61af66fc99e Initial load
duke
parents:
diff changeset
2404 // Save the test result, for recursive case, the result is zero
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2405 __ movptr(Address(lock_reg, mark_word_offset), swap_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2406 __ jcc(Assembler::notEqual, slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2407
a61af66fc99e Initial load
duke
parents:
diff changeset
2408 // Slow path will re-enter here
a61af66fc99e Initial load
duke
parents:
diff changeset
2409
a61af66fc99e Initial load
duke
parents:
diff changeset
2410 __ bind(lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2411 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2412
a61af66fc99e Initial load
duke
parents:
diff changeset
2413
a61af66fc99e Initial load
duke
parents:
diff changeset
2414 // Finally just about ready to make the JNI call
a61af66fc99e Initial load
duke
parents:
diff changeset
2415
a61af66fc99e Initial load
duke
parents:
diff changeset
2416
a61af66fc99e Initial load
duke
parents:
diff changeset
2417 // get JNIEnv* which is first argument to native
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2418 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2419 __ lea(c_rarg0, Address(r15_thread, in_bytes(JavaThread::jni_environment_offset())));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2420 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2421
a61af66fc99e Initial load
duke
parents:
diff changeset
2422 // Now set thread in native
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2423 __ movl(Address(r15_thread, JavaThread::thread_state_offset()), _thread_in_native);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2424
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2425 __ call(RuntimeAddress(native_func));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2426
8873
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 7199
diff changeset
2427 // Verify or restore cpu control state after JNI call
e961c11b85fe 8011102: Clear AVX registers after return from JNI call
kvn
parents: 7199
diff changeset
2428 __ restore_cpu_control_state_after_jni();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2429
a61af66fc99e Initial load
duke
parents:
diff changeset
2430 // Unpack native results.
a61af66fc99e Initial load
duke
parents:
diff changeset
2431 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2432 case T_BOOLEAN: __ c2bool(rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2433 case T_CHAR : __ movzwl(rax, rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2434 case T_BYTE : __ sign_extend_byte (rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2435 case T_SHORT : __ sign_extend_short(rax); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2436 case T_INT : /* nothing to do */ break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2437 case T_DOUBLE :
a61af66fc99e Initial load
duke
parents:
diff changeset
2438 case T_FLOAT :
a61af66fc99e Initial load
duke
parents:
diff changeset
2439 // Result is in xmm0 we'll save as needed
a61af66fc99e Initial load
duke
parents:
diff changeset
2440 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2441 case T_ARRAY: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
2442 case T_OBJECT: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
2443 break; // can't de-handlize until after safepoint check
a61af66fc99e Initial load
duke
parents:
diff changeset
2444 case T_VOID: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2445 case T_LONG: break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2446 default : ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
2447 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2448
a61af66fc99e Initial load
duke
parents:
diff changeset
2449 // Switch thread to "native transition" state before reading the synchronization state.
a61af66fc99e Initial load
duke
parents:
diff changeset
2450 // This additional state is necessary because reading and testing the synchronization
a61af66fc99e Initial load
duke
parents:
diff changeset
2451 // state is not atomic w.r.t. GC, as this scenario demonstrates:
a61af66fc99e Initial load
duke
parents:
diff changeset
2452 // Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
a61af66fc99e Initial load
duke
parents:
diff changeset
2453 // VM thread changes sync state to synchronizing and suspends threads for GC.
a61af66fc99e Initial load
duke
parents:
diff changeset
2454 // Thread A is resumed to finish this native method, but doesn't block here since it
a61af66fc99e Initial load
duke
parents:
diff changeset
2455 // didn't see any synchronization is progress, and escapes.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2456 __ movl(Address(r15_thread, JavaThread::thread_state_offset()), _thread_in_native_trans);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2457
a61af66fc99e Initial load
duke
parents:
diff changeset
2458 if(os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2459 if (UseMembar) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2460 // Force this write out before the read below
a61af66fc99e Initial load
duke
parents:
diff changeset
2461 __ membar(Assembler::Membar_mask_bits(
a61af66fc99e Initial load
duke
parents:
diff changeset
2462 Assembler::LoadLoad | Assembler::LoadStore |
a61af66fc99e Initial load
duke
parents:
diff changeset
2463 Assembler::StoreLoad | Assembler::StoreStore));
a61af66fc99e Initial load
duke
parents:
diff changeset
2464 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2465 // Write serialization page so VM thread can do a pseudo remote membar.
a61af66fc99e Initial load
duke
parents:
diff changeset
2466 // We use the current thread pointer to calculate a thread specific
a61af66fc99e Initial load
duke
parents:
diff changeset
2467 // offset to write to within the page. This minimizes bus traffic
a61af66fc99e Initial load
duke
parents:
diff changeset
2468 // due to cache line collision.
a61af66fc99e Initial load
duke
parents:
diff changeset
2469 __ serialize_memory(r15_thread, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
2470 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2471 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2472
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2473 Label after_transition;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2474
a61af66fc99e Initial load
duke
parents:
diff changeset
2475 // check for safepoint operation in progress and/or pending suspend requests
a61af66fc99e Initial load
duke
parents:
diff changeset
2476 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2477 Label Continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
2478
a61af66fc99e Initial load
duke
parents:
diff changeset
2479 __ cmp32(ExternalAddress((address)SafepointSynchronize::address_of_state()),
a61af66fc99e Initial load
duke
parents:
diff changeset
2480 SafepointSynchronize::_not_synchronized);
a61af66fc99e Initial load
duke
parents:
diff changeset
2481
a61af66fc99e Initial load
duke
parents:
diff changeset
2482 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2483 __ jcc(Assembler::notEqual, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2484 __ cmpl(Address(r15_thread, JavaThread::suspend_flags_offset()), 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2485 __ jcc(Assembler::equal, Continue);
a61af66fc99e Initial load
duke
parents:
diff changeset
2486 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2487
a61af66fc99e Initial load
duke
parents:
diff changeset
2488 // Don't use call_VM as it will see a possible pending exception and forward it
a61af66fc99e Initial load
duke
parents:
diff changeset
2489 // and never return here preventing us from clearing _last_native_pc down below.
a61af66fc99e Initial load
duke
parents:
diff changeset
2490 // Also can't use call_VM_leaf either as it will check to see if rsi & rdi are
a61af66fc99e Initial load
duke
parents:
diff changeset
2491 // preserved and correspond to the bcp/locals pointers. So we do a runtime call
a61af66fc99e Initial load
duke
parents:
diff changeset
2492 // by hand.
a61af66fc99e Initial load
duke
parents:
diff changeset
2493 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2494 save_native_result(masm, ret_type, stack_slots);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2495 __ mov(c_rarg0, r15_thread);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2496 __ mov(r12, rsp); // remember sp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2497 __ subptr(rsp, frame::arg_reg_save_area_bytes); // windows
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2498 __ andptr(rsp, -16); // align stack as required by ABI
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2499 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2500 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2501 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2502 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans_and_transition)));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2503 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2504 __ mov(rsp, r12); // restore sp
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
2505 __ reinit_heapbase();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2506 // Restore any method result value
a61af66fc99e Initial load
duke
parents:
diff changeset
2507 restore_native_result(masm, ret_type, stack_slots);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2508
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2509 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2510 // The call above performed the transition to thread_in_Java so
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2511 // skip the transition logic below.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2512 __ jmpb(after_transition);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2513 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2514
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2515 __ bind(Continue);
a61af66fc99e Initial load
duke
parents:
diff changeset
2516 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2517
a61af66fc99e Initial load
duke
parents:
diff changeset
2518 // change thread state
a61af66fc99e Initial load
duke
parents:
diff changeset
2519 __ movl(Address(r15_thread, JavaThread::thread_state_offset()), _thread_in_Java);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2520 __ bind(after_transition);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2521
a61af66fc99e Initial load
duke
parents:
diff changeset
2522 Label reguard;
a61af66fc99e Initial load
duke
parents:
diff changeset
2523 Label reguard_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2524 __ cmpl(Address(r15_thread, JavaThread::stack_guard_state_offset()), JavaThread::stack_guard_yellow_disabled);
a61af66fc99e Initial load
duke
parents:
diff changeset
2525 __ jcc(Assembler::equal, reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
2526 __ bind(reguard_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2527
a61af66fc99e Initial load
duke
parents:
diff changeset
2528 // native result if any is live
a61af66fc99e Initial load
duke
parents:
diff changeset
2529
a61af66fc99e Initial load
duke
parents:
diff changeset
2530 // Unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2531 Label unlock_done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2532 Label slow_path_unlock;
a61af66fc99e Initial load
duke
parents:
diff changeset
2533 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2534
a61af66fc99e Initial load
duke
parents:
diff changeset
2535 // Get locked oop from the handle we passed to jni
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2536 __ movptr(obj_reg, Address(oop_handle_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2537
a61af66fc99e Initial load
duke
parents:
diff changeset
2538 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2539
a61af66fc99e Initial load
duke
parents:
diff changeset
2540 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2541 __ biased_locking_exit(obj_reg, old_hdr, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2542 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2543
a61af66fc99e Initial load
duke
parents:
diff changeset
2544 // Simple recursive lock?
a61af66fc99e Initial load
duke
parents:
diff changeset
2545
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2546 __ cmpptr(Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2547 __ jcc(Assembler::equal, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2548
a61af66fc99e Initial load
duke
parents:
diff changeset
2549 // Must save rax if if it is live now because cmpxchg must use it
a61af66fc99e Initial load
duke
parents:
diff changeset
2550 if (ret_type != T_FLOAT && ret_type != T_DOUBLE && ret_type != T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2551 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2552 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2553
a61af66fc99e Initial load
duke
parents:
diff changeset
2554
a61af66fc99e Initial load
duke
parents:
diff changeset
2555 // get address of the stack lock
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2556 __ lea(rax, Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2557 // get old displaced header
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2558 __ movptr(old_hdr, Address(rax, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2559
a61af66fc99e Initial load
duke
parents:
diff changeset
2560 // Atomic swap old header if oop still contains the stack lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2561 if (os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2562 __ lock();
a61af66fc99e Initial load
duke
parents:
diff changeset
2563 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2564 __ cmpxchgptr(old_hdr, Address(obj_reg, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2565 __ jcc(Assembler::notEqual, slow_path_unlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2566
a61af66fc99e Initial load
duke
parents:
diff changeset
2567 // slow path re-enters here
a61af66fc99e Initial load
duke
parents:
diff changeset
2568 __ bind(unlock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2569 if (ret_type != T_FLOAT && ret_type != T_DOUBLE && ret_type != T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2570 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2571 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2572
a61af66fc99e Initial load
duke
parents:
diff changeset
2573 __ bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2574
a61af66fc99e Initial load
duke
parents:
diff changeset
2575 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2576 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2577 SkipIfEqual skip(masm, &DTraceMethodProbes, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
2578 save_native_result(masm, ret_type, stack_slots);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2579 __ mov_metadata(c_rarg1, method());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2580 __ call_VM_leaf(
a61af66fc99e Initial load
duke
parents:
diff changeset
2581 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
a61af66fc99e Initial load
duke
parents:
diff changeset
2582 r15_thread, c_rarg1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2583 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2584 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2585
a61af66fc99e Initial load
duke
parents:
diff changeset
2586 __ reset_last_Java_frame(false, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
2587
a61af66fc99e Initial load
duke
parents:
diff changeset
2588 // Unpack oop result
a61af66fc99e Initial load
duke
parents:
diff changeset
2589 if (ret_type == T_OBJECT || ret_type == T_ARRAY) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2590 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2591 __ testptr(rax, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2592 __ jcc(Assembler::zero, L);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2593 __ movptr(rax, Address(rax, 0));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2594 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2595 __ verify_oop(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
2596 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2597
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2598 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2599 // reset handle block
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2600 __ movptr(rcx, Address(r15_thread, JavaThread::active_handles_offset()));
17850
2100bf712e2a 8039146: Fix 64-bit store to int JNIHandleBlock::_top
goetz
parents: 17810
diff changeset
2601 __ movl(Address(rcx, JNIHandleBlock::top_offset_in_bytes()), (int32_t)NULL_WORD);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2602 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2603
a61af66fc99e Initial load
duke
parents:
diff changeset
2604 // pop our frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2605
a61af66fc99e Initial load
duke
parents:
diff changeset
2606 __ leave();
a61af66fc99e Initial load
duke
parents:
diff changeset
2607
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2608 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2609 // Any exception pending?
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2610 __ cmpptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2611 __ jcc(Assembler::notEqual, exception_pending);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2612 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2613
a61af66fc99e Initial load
duke
parents:
diff changeset
2614 // Return
a61af66fc99e Initial load
duke
parents:
diff changeset
2615
a61af66fc99e Initial load
duke
parents:
diff changeset
2616 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2617
a61af66fc99e Initial load
duke
parents:
diff changeset
2618 // Unexpected paths are out of line and go here
a61af66fc99e Initial load
duke
parents:
diff changeset
2619
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2620 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2621 // forward the exception
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2622 __ bind(exception_pending);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2623
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2624 // and forward the exception
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2625 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2626 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2627
a61af66fc99e Initial load
duke
parents:
diff changeset
2628 // Slow path locking & unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
2629 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2630
a61af66fc99e Initial load
duke
parents:
diff changeset
2631 // BEGIN Slow path lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2632 __ bind(slow_path_lock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2633
a61af66fc99e Initial load
duke
parents:
diff changeset
2634 // has last_Java_frame setup. No exceptions so do vanilla call not call_VM
a61af66fc99e Initial load
duke
parents:
diff changeset
2635 // args are (oop obj, BasicLock* lock, JavaThread* thread)
a61af66fc99e Initial load
duke
parents:
diff changeset
2636
a61af66fc99e Initial load
duke
parents:
diff changeset
2637 // protect the args we've loaded
a61af66fc99e Initial load
duke
parents:
diff changeset
2638 save_args(masm, total_c_args, c_arg, out_regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
2639
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2640 __ mov(c_rarg0, obj_reg);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2641 __ mov(c_rarg1, lock_reg);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2642 __ mov(c_rarg2, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2643
a61af66fc99e Initial load
duke
parents:
diff changeset
2644 // Not a leaf but we have last_Java_frame setup as we want
a61af66fc99e Initial load
duke
parents:
diff changeset
2645 __ call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C), 3);
a61af66fc99e Initial load
duke
parents:
diff changeset
2646 restore_args(masm, total_c_args, c_arg, out_regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
2647
a61af66fc99e Initial load
duke
parents:
diff changeset
2648 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2649 { Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2650 __ cmpptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2651 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2652 __ stop("no pending exception allowed on exit from monitorenter");
a61af66fc99e Initial load
duke
parents:
diff changeset
2653 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2654 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2655 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2656 __ jmp(lock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2657
a61af66fc99e Initial load
duke
parents:
diff changeset
2658 // END Slow path lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2659
a61af66fc99e Initial load
duke
parents:
diff changeset
2660 // BEGIN Slow path unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2661 __ bind(slow_path_unlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
2662
a61af66fc99e Initial load
duke
parents:
diff changeset
2663 // If we haven't already saved the native result we must save it now as xmm registers
a61af66fc99e Initial load
duke
parents:
diff changeset
2664 // are still exposed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2665
a61af66fc99e Initial load
duke
parents:
diff changeset
2666 if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2667 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2668 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2669
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2670 __ lea(c_rarg1, Address(rsp, lock_slot_offset * VMRegImpl::stack_slot_size));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2671
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2672 __ mov(c_rarg0, obj_reg);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2673 __ mov(r12, rsp); // remember sp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2674 __ subptr(rsp, frame::arg_reg_save_area_bytes); // windows
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2675 __ andptr(rsp, -16); // align stack as required by ABI
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2676
a61af66fc99e Initial load
duke
parents:
diff changeset
2677 // Save pending exception around call to VM (which contains an EXCEPTION_MARK)
a61af66fc99e Initial load
duke
parents:
diff changeset
2678 // NOTE that obj_reg == rbx currently
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2679 __ movptr(rbx, Address(r15_thread, in_bytes(Thread::pending_exception_offset())));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2680 __ movptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2681
a61af66fc99e Initial load
duke
parents:
diff changeset
2682 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2683 __ mov(rsp, r12); // restore sp
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
2684 __ reinit_heapbase();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2685 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2686 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2687 Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2688 __ cmpptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), (int)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2689 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2690 __ stop("no pending exception allowed on exit complete_monitor_unlocking_C");
a61af66fc99e Initial load
duke
parents:
diff changeset
2691 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2692 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2693 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2694
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2695 __ movptr(Address(r15_thread, in_bytes(Thread::pending_exception_offset())), rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2696
a61af66fc99e Initial load
duke
parents:
diff changeset
2697 if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2698 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2699 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2700 __ jmp(unlock_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2701
a61af66fc99e Initial load
duke
parents:
diff changeset
2702 // END Slow path unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2703
a61af66fc99e Initial load
duke
parents:
diff changeset
2704 } // synchronized
a61af66fc99e Initial load
duke
parents:
diff changeset
2705
a61af66fc99e Initial load
duke
parents:
diff changeset
2706 // SLOW PATH Reguard the stack if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
2707
a61af66fc99e Initial load
duke
parents:
diff changeset
2708 __ bind(reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
2709 save_native_result(masm, ret_type, stack_slots);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2710 __ mov(r12, rsp); // remember sp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2711 __ subptr(rsp, frame::arg_reg_save_area_bytes); // windows
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2712 __ andptr(rsp, -16); // align stack as required by ABI
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2713 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages)));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
2714 __ mov(rsp, r12); // restore sp
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
2715 __ reinit_heapbase();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2716 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2717 // and continue
a61af66fc99e Initial load
duke
parents:
diff changeset
2718 __ jmp(reguard_done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2719
a61af66fc99e Initial load
duke
parents:
diff changeset
2720
a61af66fc99e Initial load
duke
parents:
diff changeset
2721
a61af66fc99e Initial load
duke
parents:
diff changeset
2722 __ flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
2723
a61af66fc99e Initial load
duke
parents:
diff changeset
2724 nmethod *nm = nmethod::new_native_nmethod(method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2245
diff changeset
2725 compile_id,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2726 masm->code(),
a61af66fc99e Initial load
duke
parents:
diff changeset
2727 vep_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
2728 frame_complete,
a61af66fc99e Initial load
duke
parents:
diff changeset
2729 stack_slots / VMRegImpl::slots_per_word,
a61af66fc99e Initial load
duke
parents:
diff changeset
2730 (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
a61af66fc99e Initial load
duke
parents:
diff changeset
2731 in_ByteSize(lock_slot_offset*VMRegImpl::stack_slot_size),
a61af66fc99e Initial load
duke
parents:
diff changeset
2732 oop_maps);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2733
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2734 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2735 nm->set_lazy_critical_native(true);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2736 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4057
diff changeset
2737
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2738 return nm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2739
a61af66fc99e Initial load
duke
parents:
diff changeset
2740 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2741
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2742 #ifdef HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2743 // ---------------------------------------------------------------------------
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2744 // Generate a dtrace nmethod for a given signature. The method takes arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2745 // in the Java compiled code convention, marshals them to the native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2746 // abi and then leaves nops at the position you would expect to call a native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2747 // function. When the probe is enabled the nops are replaced with a trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2748 // instruction that dtrace inserts and the trace will cause a notification
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2749 // to dtrace.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2750 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2751 // The probes are only able to take primitive types and java/lang/String as
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2752 // arguments. No other java types are allowed. Strings are converted to utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2753 // strings so that from dtrace point of view java strings are converted to C
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2754 // strings. There is an arbitrary fixed limit on the total space that a method
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2755 // can use for converting the strings. (256 chars per string in the signature).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2756 // So any java string larger then this is truncated.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2757
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2758 static int fp_offset[ConcreteRegisterImpl::number_of_registers] = { 0 };
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2759 static bool offsets_initialized = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2760
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2761
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2762 nmethod *SharedRuntime::generate_dtrace_nmethod(MacroAssembler *masm,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2763 methodHandle method) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2764
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2765
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2766 // generate_dtrace_nmethod is guarded by a mutex so we are sure to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2767 // be single threaded in this method.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2768 assert(AdapterHandlerLibrary_lock->owned_by_self(), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2769
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2770 if (!offsets_initialized) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2771 fp_offset[c_rarg0->as_VMReg()->value()] = -1 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2772 fp_offset[c_rarg1->as_VMReg()->value()] = -2 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2773 fp_offset[c_rarg2->as_VMReg()->value()] = -3 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2774 fp_offset[c_rarg3->as_VMReg()->value()] = -4 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2775 fp_offset[c_rarg4->as_VMReg()->value()] = -5 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2776 fp_offset[c_rarg5->as_VMReg()->value()] = -6 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2777
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2778 fp_offset[c_farg0->as_VMReg()->value()] = -7 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2779 fp_offset[c_farg1->as_VMReg()->value()] = -8 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2780 fp_offset[c_farg2->as_VMReg()->value()] = -9 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2781 fp_offset[c_farg3->as_VMReg()->value()] = -10 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2782 fp_offset[c_farg4->as_VMReg()->value()] = -11 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2783 fp_offset[c_farg5->as_VMReg()->value()] = -12 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2784 fp_offset[c_farg6->as_VMReg()->value()] = -13 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2785 fp_offset[c_farg7->as_VMReg()->value()] = -14 * wordSize;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2786
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2787 offsets_initialized = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2788 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2789 // Fill in the signature array, for the calling-convention call.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2790 int total_args_passed = method->size_of_parameters();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2791
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2792 BasicType* in_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2793 VMRegPair *in_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2794
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2795 // The signature we are going to use for the trap that dtrace will see
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2796 // java/lang/String is converted. We drop "this" and any other object
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2797 // is converted to NULL. (A one-slot java/lang/Long object reference
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2798 // is converted to a two-slot long, which is why we double the allocation).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2799 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2800 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2801
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2802 int i=0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2803 int total_strings = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2804 int first_arg_to_pass = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2805 int total_c_args = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2806
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2807 // Skip the receiver as dtrace doesn't want to see it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2808 if( !method->is_static() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2809 in_sig_bt[i++] = T_OBJECT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2810 first_arg_to_pass = 1;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2811 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2812
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2813 // We need to convert the java args to where a native (non-jni) function
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2814 // would expect them. To figure out where they go we convert the java
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2815 // signature to a C signature.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2816
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2817 SignatureStream ss(method->signature());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2818 for ( ; !ss.at_return_type(); ss.next()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2819 BasicType bt = ss.type();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2820 in_sig_bt[i++] = bt; // Collect remaining bits of signature
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2821 out_sig_bt[total_c_args++] = bt;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2822 if( bt == T_OBJECT) {
2177
3582bf76420e 6990754: Use native memory and reference counting to implement SymbolTable
coleenp
parents: 1972
diff changeset
2823 Symbol* s = ss.as_symbol_or_null(); // symbol is created
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2824 if (s == vmSymbols::java_lang_String()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2825 total_strings++;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2826 out_sig_bt[total_c_args-1] = T_ADDRESS;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2827 } else if (s == vmSymbols::java_lang_Boolean() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2828 s == vmSymbols::java_lang_Character() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2829 s == vmSymbols::java_lang_Byte() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2830 s == vmSymbols::java_lang_Short() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2831 s == vmSymbols::java_lang_Integer() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2832 s == vmSymbols::java_lang_Float()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2833 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2834 } else if (s == vmSymbols::java_lang_Long() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2835 s == vmSymbols::java_lang_Double()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2836 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2837 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2838 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2839 } else if ( bt == T_LONG || bt == T_DOUBLE ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2840 in_sig_bt[i++] = T_VOID; // Longs & doubles take 2 Java slots
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2841 // We convert double to long
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2842 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2843 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2844 } else if ( bt == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2845 // We convert float to int
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2846 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2847 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2848 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2849
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2850 assert(i==total_args_passed, "validly parsed signature");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2851
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2852 // Now get the compiled-Java layout as input arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2853 int comp_args_on_stack;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2854 comp_args_on_stack = SharedRuntime::java_calling_convention(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2855 in_sig_bt, in_regs, total_args_passed, false);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2856
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2857 // Now figure out where the args must be stored and how much stack space
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2858 // they require (neglecting out_preserve_stack_slots but space for storing
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2859 // the 1st six register arguments). It's weird see int_stk_helper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2860
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2861 int out_arg_slots;
14416
6a936747b569 8024344: PPC64 (part 112): C argument in register AND stack slot.
goetz
parents: 10998
diff changeset
2862 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, NULL, total_c_args);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2863
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2864 // Calculate the total number of stack slots we will need.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2865
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2866 // First count the abi requirement plus all of the outgoing args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2867 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2868
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2869 // Now space for the string(s) we must convert
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2870 int* string_locs = NEW_RESOURCE_ARRAY(int, total_strings + 1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2871 for (i = 0; i < total_strings ; i++) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2872 string_locs[i] = stack_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2873 stack_slots += max_dtrace_string_size / VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2874 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2875
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2876 // Plus the temps we might need to juggle register args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2877 // regs take two slots each
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2878 stack_slots += (Argument::n_int_register_parameters_c +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2879 Argument::n_float_register_parameters_c) * 2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2880
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2881
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2882 // + 4 for return address (which we own) and saved rbp,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2883
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2884 stack_slots += 4;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2885
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2886 // Ok The space we have allocated will look like:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2887 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2888 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2889 // FP-> | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2890 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2891 // | string[n] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2892 // |---------------------| <- string_locs[n]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2893 // | string[n-1] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2894 // |---------------------| <- string_locs[n-1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2895 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2896 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2897 // |---------------------| <- string_locs[1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2898 // | string[0] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2899 // |---------------------| <- string_locs[0]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2900 // | outbound memory |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2901 // | based arguments |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2902 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2903 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2904 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2905 // SP-> | out_preserved_slots |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2906 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2907 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2908
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2909 // Now compute actual number of stack words we need rounding to make
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2910 // stack properly aligned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2911 stack_slots = round_to(stack_slots, 4 * VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2912
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2913 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2914
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2915 intptr_t start = (intptr_t)__ pc();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2916
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2917 // First thing make an ic check to see if we should even be here
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2918
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2919 // We are free to use all registers as temps without saving them and
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2920 // restoring them except rbp. rbp, is the only callee save register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2921 // as far as the interpreter and the compiler(s) are concerned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2922
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2923 const Register ic_reg = rax;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2924 const Register receiver = rcx;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2925 Label hit;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2926 Label exception_pending;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2927
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2928
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2929 __ verify_oop(receiver);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2930 __ cmpl(ic_reg, Address(receiver, oopDesc::klass_offset_in_bytes()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2931 __ jcc(Assembler::equal, hit);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2932
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2933 __ jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2934
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2935 // verified entry must be aligned for code patching.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2936 // and the first 5 bytes must be in the same cache line
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2937 // if we align at 8 then we will be sure 5 bytes are in the same line
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2938 __ align(8);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2939
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2940 __ bind(hit);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2941
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2942 int vep_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2943
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2944
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2945 // The instruction at the verified entry point must be 5 bytes or longer
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2946 // because it can be patched on the fly by make_non_entrant. The stack bang
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2947 // instruction fits that requirement.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2948
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2949 // Generate stack overflow check
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2950
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2951 if (UseStackBanging) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2952 if (stack_size <= StackShadowPages*os::vm_page_size()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2953 __ bang_stack_with_offset(StackShadowPages*os::vm_page_size());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2954 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2955 __ movl(rax, stack_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2956 __ bang_stack_size(rax, rbx);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2957 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2958 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2959 // need a 5 byte instruction to allow MT safe patching to non-entrant
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2960 __ fat_nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2961 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2962
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2963 assert(((uintptr_t)__ pc() - start - vep_offset) >= 5,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2964 "valid size for make_non_entrant");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2965
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2966 // Generate a new frame for the wrapper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2967 __ enter();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2968
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2969 // -4 because return address is already present and so is saved rbp,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2970 if (stack_size - 2*wordSize != 0) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2971 __ subq(rsp, stack_size - 2*wordSize);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2972 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2973
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2974 // Frame is now completed as far a size and linkage.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2975
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2976 int frame_complete = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2977
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2978 int c_arg, j_arg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2979
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2980 // State of input register args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2981
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2982 bool live[ConcreteRegisterImpl::number_of_registers];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2983
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2984 live[j_rarg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2985 live[j_rarg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2986 live[j_rarg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2987 live[j_rarg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2988 live[j_rarg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2989 live[j_rarg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2990
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2991 live[j_farg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2992 live[j_farg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2993 live[j_farg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2994 live[j_farg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2995 live[j_farg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2996 live[j_farg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2997 live[j_farg6->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2998 live[j_farg7->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2999
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3000
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3001 bool rax_is_zero = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3002
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3003 // All args (except strings) destined for the stack are moved first
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3004 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3005 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3006 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3007 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3008
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3009 // Get the real reg value or a dummy (rsp)
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3010
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3011 int src_reg = src.first()->is_reg() ?
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3012 src.first()->value() :
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3013 rsp->as_VMReg()->value();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3014
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3015 bool useless = in_sig_bt[j_arg] == T_ARRAY ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3016 (in_sig_bt[j_arg] == T_OBJECT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3017 out_sig_bt[c_arg] != T_INT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3018 out_sig_bt[c_arg] != T_ADDRESS &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3019 out_sig_bt[c_arg] != T_LONG);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3020
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3021 live[src_reg] = !useless;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3022
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3023 if (dst.first()->is_stack()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3024
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3025 // Even though a string arg in a register is still live after this loop
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3026 // after the string conversion loop (next) it will be dead so we take
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3027 // advantage of that now for simpler code to manage live.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3028
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3029 live[src_reg] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3030 switch (in_sig_bt[j_arg]) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3031
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3032 case T_ARRAY:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3033 case T_OBJECT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3034 {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3035 Address stack_dst(rsp, reg2offset_out(dst.first()));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3036
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3037 if (out_sig_bt[c_arg] == T_INT || out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3038 // need to unbox a one-word value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3039 Register in_reg = rax;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3040 if ( src.first()->is_reg() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3041 in_reg = src.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3042 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3043 __ movq(rax, Address(rbp, reg2offset_in(src.first())));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3044 rax_is_zero = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3045 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3046 Label skipUnbox;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3047 __ movptr(Address(rsp, reg2offset_out(dst.first())),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3048 (int32_t)NULL_WORD);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3049 __ testq(in_reg, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3050 __ jcc(Assembler::zero, skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3051
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3052 BasicType bt = out_sig_bt[c_arg];
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3053 int box_offset = java_lang_boxing_object::value_offset_in_bytes(bt);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3054 Address src1(in_reg, box_offset);
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3055 if ( bt == T_LONG ) {
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3056 __ movq(in_reg, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3057 __ movq(stack_dst, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3058 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3059 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3060 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3061 __ movl(in_reg, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3062 __ movl(stack_dst, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3063 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3064
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3065 __ bind(skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3066 } else if (out_sig_bt[c_arg] != T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3067 // Convert the arg to NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3068 if (!rax_is_zero) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3069 __ xorq(rax, rax);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3070 rax_is_zero = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3071 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3072 __ movq(stack_dst, rax);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3073 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3074 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3075 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3076
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3077 case T_VOID:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3078 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3079
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3080 case T_FLOAT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3081 // This does the right thing since we know it is destined for the
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3082 // stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3083 float_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3084 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3085
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3086 case T_DOUBLE:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3087 // This does the right thing since we know it is destined for the
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3088 // stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3089 double_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3090 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3091
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3092 case T_LONG :
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3093 long_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3094 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3095
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3096 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3097
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3098 default:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3099 move32_64(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3100 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3101 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3102
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3103 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3104
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3105 // If we have any strings we must store any register based arg to the stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3106 // This includes any still live xmm registers too.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3107
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3108 int sid = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3109
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3110 if (total_strings > 0 ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3111 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3112 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3113 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3114 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3115
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3116 if (src.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3117 Address src_tmp(rbp, fp_offset[src.first()->value()]);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3118
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3119 // string oops were left untouched by the previous loop even if the
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3120 // eventual (converted) arg is destined for the stack so park them
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3121 // away now (except for first)
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3122
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3123 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3124 Address utf8_addr = Address(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3125 rsp, string_locs[sid++] * VMRegImpl::stack_slot_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3126 if (sid != 1) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3127 // The first string arg won't be killed until after the utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3128 // conversion
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3129 __ movq(utf8_addr, src.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3130 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3131 } else if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3132 if (in_sig_bt[j_arg] == T_FLOAT || in_sig_bt[j_arg] == T_DOUBLE) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3133
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3134 // Convert the xmm register to an int and store it in the reserved
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3135 // location for the eventual c register arg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3136 XMMRegister f = src.first()->as_XMMRegister();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3137 if (in_sig_bt[j_arg] == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3138 __ movflt(src_tmp, f);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3139 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3140 __ movdbl(src_tmp, f);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3141 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3142 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3143 // If the arg is an oop type we don't support don't bother to store
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3144 // it remember string was handled above.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3145 bool useless = in_sig_bt[j_arg] == T_ARRAY ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3146 (in_sig_bt[j_arg] == T_OBJECT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3147 out_sig_bt[c_arg] != T_INT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3148 out_sig_bt[c_arg] != T_LONG);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3149
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3150 if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3151 __ movq(src_tmp, src.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3152 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3153 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3154 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3155 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3156 if (in_sig_bt[j_arg] == T_OBJECT && out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3157 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3158 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3159 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3160 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3161
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3162 // Now that the volatile registers are safe, convert all the strings
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3163 sid = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3164
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3165 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3166 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3167 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3168 // It's a string
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3169 Address utf8_addr = Address(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3170 rsp, string_locs[sid++] * VMRegImpl::stack_slot_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3171 // The first string we find might still be in the original java arg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3172 // register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3173
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3174 VMReg src = in_regs[j_arg].first();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3175
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3176 // We will need to eventually save the final argument to the trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3177 // in the von-volatile location dedicated to src. This is the offset
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3178 // from fp we will use.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3179 int src_off = src->is_reg() ?
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3180 fp_offset[src->value()] : reg2offset_in(src);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3181
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3182 // This is where the argument will eventually reside
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3183 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3184
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3185 if (src->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3186 if (sid == 1) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3187 __ movq(c_rarg0, src->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3188 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3189 __ movq(c_rarg0, utf8_addr);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3190 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3191 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3192 // arg is still in the original location
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3193 __ movq(c_rarg0, Address(rbp, reg2offset_in(src)));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3194 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3195 Label done, convert;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3196
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3197 // see if the oop is NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3198 __ testq(c_rarg0, c_rarg0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3199 __ jcc(Assembler::notEqual, convert);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3200
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3201 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3202 // Save the ptr to utf string in the origina src loc or the tmp
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3203 // dedicated to it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3204 __ movq(Address(rbp, src_off), c_rarg0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3205 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3206 __ movq(Address(rsp, reg2offset_out(dst.first())), c_rarg0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3207 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3208 __ jmp(done);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3209
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3210 __ bind(convert);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3211
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3212 __ lea(c_rarg1, utf8_addr);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3213 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3214 __ movq(Address(rbp, src_off), c_rarg1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3215 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3216 __ movq(Address(rsp, reg2offset_out(dst.first())), c_rarg1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3217 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3218 // And do the conversion
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3219 __ call(RuntimeAddress(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3220 CAST_FROM_FN_PTR(address, SharedRuntime::get_utf)));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3221
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3222 __ bind(done);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3223 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3224 if (in_sig_bt[j_arg] == T_OBJECT && out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3225 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3226 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3227 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3228 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3229 // The get_utf call killed all the c_arg registers
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3230 live[c_rarg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3231 live[c_rarg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3232 live[c_rarg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3233 live[c_rarg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3234 live[c_rarg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3235 live[c_rarg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3236
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3237 live[c_farg0->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3238 live[c_farg1->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3239 live[c_farg2->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3240 live[c_farg3->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3241 live[c_farg4->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3242 live[c_farg5->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3243 live[c_farg6->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3244 live[c_farg7->as_VMReg()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3245 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3246
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3247 // Now we can finally move the register args to their desired locations
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3248
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3249 rax_is_zero = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3250
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3251 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3252 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3253
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3254 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3255 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3256
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3257 // Only need to look for args destined for the interger registers (since we
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3258 // convert float/double args to look like int/long outbound)
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3259 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3260 Register r = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3261
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3262 // Check if the java arg is unsupported and thereofre useless
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3263 bool useless = in_sig_bt[j_arg] == T_ARRAY ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3264 (in_sig_bt[j_arg] == T_OBJECT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3265 out_sig_bt[c_arg] != T_INT &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3266 out_sig_bt[c_arg] != T_ADDRESS &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3267 out_sig_bt[c_arg] != T_LONG);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3268
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3269
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3270 // If we're going to kill an existing arg save it first
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3271 if (live[dst.first()->value()]) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3272 // you can't kill yourself
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3273 if (src.first() != dst.first()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3274 __ movq(Address(rbp, fp_offset[dst.first()->value()]), r);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3275 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3276 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3277 if (src.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3278 if (live[src.first()->value()] ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3279 if (in_sig_bt[j_arg] == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3280 __ movdl(r, src.first()->as_XMMRegister());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3281 } else if (in_sig_bt[j_arg] == T_DOUBLE) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3282 __ movdq(r, src.first()->as_XMMRegister());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3283 } else if (r != src.first()->as_Register()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3284 if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3285 __ movq(r, src.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3286 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3287 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3288 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3289 // If the arg is an oop type we don't support don't bother to store
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3290 // it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3291 if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3292 if (in_sig_bt[j_arg] == T_DOUBLE ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3293 in_sig_bt[j_arg] == T_LONG ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3294 in_sig_bt[j_arg] == T_OBJECT ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3295 __ movq(r, Address(rbp, fp_offset[src.first()->value()]));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3296 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3297 __ movl(r, Address(rbp, fp_offset[src.first()->value()]));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3298 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3299 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3300 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3301 live[src.first()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3302 } else if (!useless) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3303 // full sized move even for int should be ok
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3304 __ movq(r, Address(rbp, reg2offset_in(src.first())));
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3305 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3306
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3307 // At this point r has the original java arg in the final location
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3308 // (assuming it wasn't useless). If the java arg was an oop
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3309 // we have a bit more to do
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3310
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3311 if (in_sig_bt[j_arg] == T_ARRAY || in_sig_bt[j_arg] == T_OBJECT ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3312 if (out_sig_bt[c_arg] == T_INT || out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3313 // need to unbox a one-word value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3314 Label skip;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3315 __ testq(r, r);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3316 __ jcc(Assembler::equal, skip);
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3317 BasicType bt = out_sig_bt[c_arg];
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3318 int box_offset = java_lang_boxing_object::value_offset_in_bytes(bt);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3319 Address src1(r, box_offset);
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3320 if ( bt == T_LONG ) {
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3321 __ movq(r, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3322 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3323 __ movl(r, src1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3324 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3325 __ bind(skip);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3326
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3327 } else if (out_sig_bt[c_arg] != T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3328 // Convert the arg to NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3329 __ xorq(r, r);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3330 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3331 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3332
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3333 // dst can longer be holding an input value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3334 live[dst.first()->value()] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3335 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3336 if (in_sig_bt[j_arg] == T_OBJECT && out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3337 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3338 ++c_arg; // skip over T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3339 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3340 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3341
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3342
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3343 // Ok now we are done. Need to place the nop that dtrace wants in order to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3344 // patch in the trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3345 int patch_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3346
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3347 __ nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3348
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3349
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3350 // Return
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3351
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3352 __ leave();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3353 __ ret(0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3354
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3355 __ flush();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3356
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3357 nmethod *nm = nmethod::new_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3358 method, masm->code(), vep_offset, patch_offset, frame_complete,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3359 stack_slots / VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3360 return nm;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3361
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3362 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3363
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3364 #endif // HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3365
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3366 // this function returns the adjust size (in number of words) to a c2i adapter
a61af66fc99e Initial load
duke
parents:
diff changeset
3367 // activation for use during deoptimization
a61af66fc99e Initial load
duke
parents:
diff changeset
3368 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals ) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1368
diff changeset
3369 return (callee_locals - callee_parameters) * Interpreter::stackElementWords;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3370 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3371
a61af66fc99e Initial load
duke
parents:
diff changeset
3372
a61af66fc99e Initial load
duke
parents:
diff changeset
3373 uint SharedRuntime::out_preserve_stack_slots() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3374 return 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3375 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3376
a61af66fc99e Initial load
duke
parents:
diff changeset
3377 //------------------------------generate_deopt_blob----------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3378 void SharedRuntime::generate_deopt_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3379 // Allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3380 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3381 // Setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3382 CodeBuffer buffer("deopt_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
3383 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3384 int frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3385 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3386 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3387
a61af66fc99e Initial load
duke
parents:
diff changeset
3388 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3389 // This code enters when returning to a de-optimized nmethod. A return
a61af66fc99e Initial load
duke
parents:
diff changeset
3390 // address has been pushed on the the stack, and return values are in
a61af66fc99e Initial load
duke
parents:
diff changeset
3391 // registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
3392 // If we are doing a normal deopt then we were called from the patched
a61af66fc99e Initial load
duke
parents:
diff changeset
3393 // nmethod from the point we returned to the nmethod. So the return
a61af66fc99e Initial load
duke
parents:
diff changeset
3394 // address on the stack is wrong by NativeCall::instruction_size
a61af66fc99e Initial load
duke
parents:
diff changeset
3395 // We will adjust the value so it looks like we have the original return
a61af66fc99e Initial load
duke
parents:
diff changeset
3396 // address on the stack (like when we eagerly deoptimized).
a61af66fc99e Initial load
duke
parents:
diff changeset
3397 // In the case of an exception pending when deoptimizing, we enter
a61af66fc99e Initial load
duke
parents:
diff changeset
3398 // with a return address on the stack that points after the call we patched
a61af66fc99e Initial load
duke
parents:
diff changeset
3399 // into the exception handler. We have the following register state from,
a61af66fc99e Initial load
duke
parents:
diff changeset
3400 // e.g., the forward exception stub (see stubGenerator_x86_64.cpp).
a61af66fc99e Initial load
duke
parents:
diff changeset
3401 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3402 // rbx: exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
3403 // rdx: throwing pc
a61af66fc99e Initial load
duke
parents:
diff changeset
3404 // So in this case we simply jam rdx into the useless return address and
a61af66fc99e Initial load
duke
parents:
diff changeset
3405 // the stack looks just like we want.
a61af66fc99e Initial load
duke
parents:
diff changeset
3406 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3407 // At this point we need to de-opt. We save the argument return
a61af66fc99e Initial load
duke
parents:
diff changeset
3408 // registers. We call the first C routine, fetch_unroll_info(). This
a61af66fc99e Initial load
duke
parents:
diff changeset
3409 // routine captures the return values and returns a structure which
a61af66fc99e Initial load
duke
parents:
diff changeset
3410 // describes the current frame size and the sizes of all replacement frames.
a61af66fc99e Initial load
duke
parents:
diff changeset
3411 // The current frame is compiled code and may contain many inlined
a61af66fc99e Initial load
duke
parents:
diff changeset
3412 // functions, each with their own JVM state. We pop the current frame, then
a61af66fc99e Initial load
duke
parents:
diff changeset
3413 // push all the new frames. Then we call the C routine unpack_frames() to
a61af66fc99e Initial load
duke
parents:
diff changeset
3414 // populate these frames. Finally unpack_frames() returns us the new target
a61af66fc99e Initial load
duke
parents:
diff changeset
3415 // address. Notice that callee-save registers are BLOWN here; they have
a61af66fc99e Initial load
duke
parents:
diff changeset
3416 // already been captured in the vframeArray at the time the return PC was
a61af66fc99e Initial load
duke
parents:
diff changeset
3417 // patched.
a61af66fc99e Initial load
duke
parents:
diff changeset
3418 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
3419 Label cont;
a61af66fc99e Initial load
duke
parents:
diff changeset
3420
a61af66fc99e Initial load
duke
parents:
diff changeset
3421 // Prolog for non exception case!
a61af66fc99e Initial load
duke
parents:
diff changeset
3422
a61af66fc99e Initial load
duke
parents:
diff changeset
3423 // Save everything in sight.
a61af66fc99e Initial load
duke
parents:
diff changeset
3424 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3425
a61af66fc99e Initial load
duke
parents:
diff changeset
3426 // Normal deoptimization. Save exec mode for unpack_frames.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3427 __ movl(r14, Deoptimization::Unpack_deopt); // callee-saved
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3428 __ jmp(cont);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3429
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3430 int reexecute_offset = __ pc() - start;
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
3431 #if defined(COMPILERJVMCI) && !defined(COMPILER1)
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
3432 // JVMCI does not use this kind of deoptimization
9112
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3433 __ should_not_reach_here();
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3434 #endif
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3435
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3436 // Reexecute case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3437 // return address is the pc describes what bci to do re-execute at
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3438
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3439 // No need to update map as each call to save_live_registers will produce identical oopmap
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3440 (void) RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3441
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3442 __ movl(r14, Deoptimization::Unpack_reexecute); // callee-saved
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3443 __ jmp(cont);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3444
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
3445 #ifdef JVMCI
9112
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3446 int implicit_exception_uncommon_trap_offset = __ pc() - start;
15104
ed29f7ff71eb add DeoptimizationStub
twisti
parents: 14957
diff changeset
3447
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
3448 __ pushptr(Address(r15_thread, in_bytes(JavaThread::jvmci_implicit_exception_pc_offset())));
9112
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3449
19462
33a783b15758 made use of Graal stubs instead of equivalent HotSpot stubs optional and off by default
Doug Simon <doug.simon@oracle.com>
parents: 18041
diff changeset
3450 int uncommon_trap_offset = __ pc() - start;
33a783b15758 made use of Graal stubs instead of equivalent HotSpot stubs optional and off by default
Doug Simon <doug.simon@oracle.com>
parents: 18041
diff changeset
3451
9112
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3452 // Save everything in sight.
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3453 RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3454 // fetch_unroll_info needs to call last_java_frame()
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3455 __ set_last_Java_frame(noreg, noreg, NULL);
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3456
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3457 __ movl(c_rarg1, Address(r15_thread, in_bytes(ThreadShadow::pending_deoptimization_offset())));
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3458 __ movl(Address(r15_thread, in_bytes(ThreadShadow::pending_deoptimization_offset())), -1);
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3459
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3460 __ movl(r14, (int32_t)Deoptimization::Unpack_reexecute);
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3461 __ mov(c_rarg0, r15_thread);
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3462 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::uncommon_trap)));
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3463 oop_maps->add_gc_map( __ pc()-start, map->deep_copy());
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3464
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3465 __ reset_last_Java_frame(false, false);
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3466
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3467 Label after_fetch_unroll_info_call;
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3468 __ jmp(after_fetch_unroll_info_call);
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
3469 #endif // JVMCI
9112
6c33b2076d7c minor HotSpot deoptimization cleanups
Christian Haeubl <haeubl@ssw.jku.at>
parents: 8883
diff changeset
3470
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3471 int exception_offset = __ pc() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
3472
a61af66fc99e Initial load
duke
parents:
diff changeset
3473 // Prolog for exception case
a61af66fc99e Initial load
duke
parents:
diff changeset
3474
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3475 // all registers are dead at this entry point, except for rax, and
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3476 // rdx which contain the exception oop and exception pc
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3477 // respectively. Set them in TLS and fall thru to the
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3478 // unpack_with_exception_in_tls entry point.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3479
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3480 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3481 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3482
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3483 int exception_in_tls_offset = __ pc() - start;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3484
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3485 // new implementation because exception oop is now passed in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3486
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3487 // Prolog for exception case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3488 // All registers must be preserved because they might be used by LinearScan
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3489 // Exceptiop oop and throwing PC are passed in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3490 // tos: stack at point of call to method that threw the exception (i.e. only
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3491 // args are on the stack, no return address)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3492
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3493 // make room on stack for the return address
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3494 // It will be patched later with the throwing pc. The correct value is not
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3495 // available now because loading it from memory would destroy registers.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3496 __ push(0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3497
a61af66fc99e Initial load
duke
parents:
diff changeset
3498 // Save everything in sight.
a61af66fc99e Initial load
duke
parents:
diff changeset
3499 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3500
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3501 // Now it is safe to overwrite any register
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3502
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3503 // Deopt during an exception. Save exec mode for unpack_frames.
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3504 __ movl(r14, Deoptimization::Unpack_exception); // callee-saved
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3505
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3506 // load throwing pc from JavaThread and patch it as the return address
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3507 // of the current frame. Then clear the field in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3508
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3509 __ movptr(rdx, Address(r15_thread, JavaThread::exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3510 __ movptr(Address(rbp, wordSize), rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3511 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3512
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3513 #ifdef ASSERT
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3514 // verify that there is really an exception oop in JavaThread
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3515 __ movptr(rax, Address(r15_thread, JavaThread::exception_oop_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3516 __ verify_oop(rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3517
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3518 // verify that there is no pending exception
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3519 Label no_pending_exception;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3520 __ movptr(rax, Address(r15_thread, Thread::pending_exception_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3521 __ testptr(rax, rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3522 __ jcc(Assembler::zero, no_pending_exception);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3523 __ stop("must not have pending exception here");
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3524 __ bind(no_pending_exception);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3525 #endif
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3526
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3527 __ bind(cont);
a61af66fc99e Initial load
duke
parents:
diff changeset
3528
a61af66fc99e Initial load
duke
parents:
diff changeset
3529 // Call C code. Need thread and this frame, but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
3530 // crud. We cannot block on this call, no GC can happen.
a61af66fc99e Initial load
duke
parents:
diff changeset
3531 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3532 // UnrollBlock* fetch_unroll_info(JavaThread* thread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3533
a61af66fc99e Initial load
duke
parents:
diff changeset
3534 // fetch_unroll_info needs to call last_java_frame().
a61af66fc99e Initial load
duke
parents:
diff changeset
3535
a61af66fc99e Initial load
duke
parents:
diff changeset
3536 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3537 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3538 { Label L;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3539 __ cmpptr(Address(r15_thread,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3540 JavaThread::last_Java_fp_offset()),
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3541 (int32_t)0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3542 __ jcc(Assembler::equal, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
3543 __ stop("SharedRuntime::generate_deopt_blob: last_Java_fp not cleared");
a61af66fc99e Initial load
duke
parents:
diff changeset
3544 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
3545 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3546 #endif // ASSERT
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3547 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3548 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3549
a61af66fc99e Initial load
duke
parents:
diff changeset
3550 // Need to have an oopmap that tells fetch_unroll_info where to
a61af66fc99e Initial load
duke
parents:
diff changeset
3551 // find any register it might need.
a61af66fc99e Initial load
duke
parents:
diff changeset
3552 oop_maps->add_gc_map(__ pc() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3553
a61af66fc99e Initial load
duke
parents:
diff changeset
3554 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3555
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
3556 #ifdef JVMCI
2059
9508a52cbd32 Add deoptimization blob support.
Thomas Wuerthinger <wuerthinger@ssw.jku.at>
parents: 1972
diff changeset
3557 __ bind(after_fetch_unroll_info_call);
4985
0d2a2797a61f 2 more #ifdef GRAAL
Thomas Wuerthinger <thomas.wuerthinger@oracle.com>
parents: 4984
diff changeset
3558 #endif
2059
9508a52cbd32 Add deoptimization blob support.
Thomas Wuerthinger <wuerthinger@ssw.jku.at>
parents: 1972
diff changeset
3559
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3560 // Load UnrollBlock* into rdi
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3561 __ mov(rdi, rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3562
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3563 Label noException;
682
69aefafe69c1 6824463: deopt blob is testing wrong register on 64-bit x86
never
parents: 628
diff changeset
3564 __ cmpl(r14, Deoptimization::Unpack_exception); // Was exception pending?
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3565 __ jcc(Assembler::notEqual, noException);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3566 __ movptr(rax, Address(r15_thread, JavaThread::exception_oop_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3567 // QQQ this is useless it was NULL above
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3568 __ movptr(rdx, Address(r15_thread, JavaThread::exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3569 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3570 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), (int32_t)NULL_WORD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3571
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3572 __ verify_oop(rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3573
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3574 // Overwrite the result registers with the exception results.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3575 __ movptr(Address(rsp, RegisterSaver::rax_offset_in_bytes()), rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3576 // I think this is useless
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3577 __ movptr(Address(rsp, RegisterSaver::rdx_offset_in_bytes()), rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3578
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3579 __ bind(noException);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3580
a61af66fc99e Initial load
duke
parents:
diff changeset
3581 // Only register save data is on the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
3582 // Now restore the result registers. Everything else is either dead
a61af66fc99e Initial load
duke
parents:
diff changeset
3583 // or captured in the vframeArray.
a61af66fc99e Initial load
duke
parents:
diff changeset
3584 RegisterSaver::restore_result_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3585
a61af66fc99e Initial load
duke
parents:
diff changeset
3586 // All of the register save area has been popped of the stack. Only the
a61af66fc99e Initial load
duke
parents:
diff changeset
3587 // return address remains.
a61af66fc99e Initial load
duke
parents:
diff changeset
3588
a61af66fc99e Initial load
duke
parents:
diff changeset
3589 // Pop all the frames we must move/replace.
a61af66fc99e Initial load
duke
parents:
diff changeset
3590 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3591 // Frame picture (youngest to oldest)
a61af66fc99e Initial load
duke
parents:
diff changeset
3592 // 1: self-frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3593 // 2: deopting frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3594 // 3: caller of deopting frame (could be compiled/interpreted).
a61af66fc99e Initial load
duke
parents:
diff changeset
3595 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3596 // Note: by leaving the return address of self-frame on the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
3597 // and using the size of frame 2 to adjust the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
3598 // when we are done the return to frame 3 will still be on the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
3599
a61af66fc99e Initial load
duke
parents:
diff changeset
3600 // Pop deoptimized frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3601 __ movl(rcx, Address(rdi, Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3602 __ addptr(rsp, rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3603
a61af66fc99e Initial load
duke
parents:
diff changeset
3604 // rsp should be pointing at the return address to the caller (3)
a61af66fc99e Initial load
duke
parents:
diff changeset
3605
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3606 // Pick up the initial fp we should save
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3607 // restore rbp before stack bang because if stack overflow is thrown it needs to be pushed (and preserved)
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3608 __ movptr(rbp, Address(rdi, Deoptimization::UnrollBlock::initial_info_offset_in_bytes()));
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3609
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3610 #ifdef ASSERT
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3611 // Compilers generate code that bang the stack by as much as the
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3612 // interpreter would need. So this stack banging should never
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3613 // trigger a fault. Verify that it does not on non product builds.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3614 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3615 __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3616 __ bang_stack_size(rbx, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3617 }
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3618 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3619
a61af66fc99e Initial load
duke
parents:
diff changeset
3620 // Load address of array of frame pcs into rcx
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3621 __ movptr(rcx, Address(rdi, Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3622
a61af66fc99e Initial load
duke
parents:
diff changeset
3623 // Trash the old pc
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3624 __ addptr(rsp, wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3625
a61af66fc99e Initial load
duke
parents:
diff changeset
3626 // Load address of array of frame sizes into rsi
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3627 __ movptr(rsi, Address(rdi, Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3628
a61af66fc99e Initial load
duke
parents:
diff changeset
3629 // Load counter into rdx
a61af66fc99e Initial load
duke
parents:
diff changeset
3630 __ movl(rdx, Address(rdi, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3631
a61af66fc99e Initial load
duke
parents:
diff changeset
3632 // Now adjust the caller's stack to make up for the extra locals
a61af66fc99e Initial load
duke
parents:
diff changeset
3633 // but record the original sp so that we can save it in the skeletal interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3634 // frame and the stack walking of interpreter_sender will get the unextended sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3635 // value and not the "real" sp value.
a61af66fc99e Initial load
duke
parents:
diff changeset
3636
a61af66fc99e Initial load
duke
parents:
diff changeset
3637 const Register sender_sp = r8;
a61af66fc99e Initial load
duke
parents:
diff changeset
3638
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3639 __ mov(sender_sp, rsp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3640 __ movl(rbx, Address(rdi,
a61af66fc99e Initial load
duke
parents:
diff changeset
3641 Deoptimization::UnrollBlock::
a61af66fc99e Initial load
duke
parents:
diff changeset
3642 caller_adjustment_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3643 __ subptr(rsp, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3644
a61af66fc99e Initial load
duke
parents:
diff changeset
3645 // Push interpreter frames in a loop
a61af66fc99e Initial load
duke
parents:
diff changeset
3646 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
3647 __ bind(loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3648 __ movptr(rbx, Address(rsi, 0)); // Load frame size
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3649 #ifdef CC_INTERP
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3650 __ subptr(rbx, 4*wordSize); // we'll push pc and ebp by hand and
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3651 #ifdef ASSERT
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3652 __ push(0xDEADDEAD); // Make a recognizable pattern
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3653 __ push(0xDEADDEAD);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3654 #else /* ASSERT */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3655 __ subptr(rsp, 2*wordSize); // skip the "static long no_param"
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3656 #endif /* ASSERT */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3657 #else
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3658 __ subptr(rbx, 2*wordSize); // We'll push pc and ebp by hand
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3659 #endif // CC_INTERP
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3660 __ pushptr(Address(rcx, 0)); // Save return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3661 __ enter(); // Save old & set new ebp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3662 __ subptr(rsp, rbx); // Prolog
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3663 #ifdef CC_INTERP
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3664 __ movptr(Address(rbp,
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3665 -(sizeof(BytecodeInterpreter)) + in_bytes(byte_offset_of(BytecodeInterpreter, _sender_sp))),
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3666 sender_sp); // Make it walkable
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3667 #else /* CC_INTERP */
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3668 // This value is corrected by layout_activation_impl
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3669 __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), (int32_t)NULL_WORD );
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3670 __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize), sender_sp); // Make it walkable
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3671 #endif /* CC_INTERP */
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3672 __ mov(sender_sp, rsp); // Pass sender_sp to next frame
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3673 __ addptr(rsi, wordSize); // Bump array pointer (sizes)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3674 __ addptr(rcx, wordSize); // Bump array pointer (pcs)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3675 __ decrementl(rdx); // Decrement counter
a61af66fc99e Initial load
duke
parents:
diff changeset
3676 __ jcc(Assembler::notZero, loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3677 __ pushptr(Address(rcx, 0)); // Save final return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3678
a61af66fc99e Initial load
duke
parents:
diff changeset
3679 // Re-push self-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3680 __ enter(); // Save old & set new ebp
a61af66fc99e Initial load
duke
parents:
diff changeset
3681
a61af66fc99e Initial load
duke
parents:
diff changeset
3682 // Allocate a full sized register save area.
a61af66fc99e Initial load
duke
parents:
diff changeset
3683 // Return address and rbp are in place, so we allocate two less words.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3684 __ subptr(rsp, (frame_size_in_words - 2) * wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3685
a61af66fc99e Initial load
duke
parents:
diff changeset
3686 // Restore frame locals after moving the frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3687 __ movdbl(Address(rsp, RegisterSaver::xmm0_offset_in_bytes()), xmm0);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3688 __ movptr(Address(rsp, RegisterSaver::rax_offset_in_bytes()), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3689
a61af66fc99e Initial load
duke
parents:
diff changeset
3690 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
3691 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
3692 // restore return values to their stack-slots with the new SP.
a61af66fc99e Initial load
duke
parents:
diff changeset
3693 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3694 // void Deoptimization::unpack_frames(JavaThread* thread, int exec_mode)
a61af66fc99e Initial load
duke
parents:
diff changeset
3695
a61af66fc99e Initial load
duke
parents:
diff changeset
3696 // Use rbp because the frames look interpreted now
4057
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3697 // Save "the_pc" since it cannot easily be retrieved using the last_java_SP after we aligned SP.
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3698 // Don't need the precise return PC here, just precise enough to point into this code blob.
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3699 address the_pc = __ pc();
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3700 __ set_last_Java_frame(noreg, rbp, the_pc);
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3701
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3702 __ andptr(rsp, -(StackAlignmentInBytes)); // Fix stack alignment as required by ABI
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3703 __ mov(c_rarg0, r15_thread);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
3704 __ movl(c_rarg1, r14); // second arg: exec_mode
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3705 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
4057
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3706 // Revert SP alignment after call since we're going to do some SP relative addressing below
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3707 __ movptr(rsp, Address(r15_thread, JavaThread::last_Java_sp_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3708
a61af66fc99e Initial load
duke
parents:
diff changeset
3709 // Set an oopmap for the call site
4057
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3710 // Use the same PC we used for the last java frame
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3711 oop_maps->add_gc_map(the_pc - start,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3712 new OopMap( frame_size_in_words, 0 ));
a61af66fc99e Initial load
duke
parents:
diff changeset
3713
4057
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3714 // Clear fp AND pc
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3715 __ reset_last_Java_frame(true, true);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3716
a61af66fc99e Initial load
duke
parents:
diff changeset
3717 // Collect return values
a61af66fc99e Initial load
duke
parents:
diff changeset
3718 __ movdbl(xmm0, Address(rsp, RegisterSaver::xmm0_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3719 __ movptr(rax, Address(rsp, RegisterSaver::rax_offset_in_bytes()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3720 // I think this is useless (throwing pc?)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3721 __ movptr(rdx, Address(rsp, RegisterSaver::rdx_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3722
a61af66fc99e Initial load
duke
parents:
diff changeset
3723 // Pop self-frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
3724 __ leave(); // Epilog
a61af66fc99e Initial load
duke
parents:
diff changeset
3725
a61af66fc99e Initial load
duke
parents:
diff changeset
3726 // Jump to interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3727 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3728
a61af66fc99e Initial load
duke
parents:
diff changeset
3729 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3730 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3731
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3732 _deopt_blob = DeoptimizationBlob::create(&buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_in_words);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3733 _deopt_blob->set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
21559
be896a1983c0 recast all Graal native code as JVMCI code (JBS:GRAAL-53)
Doug Simon <doug.simon@oracle.com>
parents: 21074
diff changeset
3734 #ifdef JVMCI
19462
33a783b15758 made use of Graal stubs instead of equivalent HotSpot stubs optional and off by default
Doug Simon <doug.simon@oracle.com>
parents: 18041
diff changeset
3735 _deopt_blob->set_uncommon_trap_offset(uncommon_trap_offset);
5111
422c979ff392 fixed two cases where DeoptAction was invalid
Christian Haeubl <christian.haeubl@oracle.com>
parents: 5109
diff changeset
3736 _deopt_blob->set_implicit_exception_uncommon_trap_offset(implicit_exception_uncommon_trap_offset);
4985
0d2a2797a61f 2 more #ifdef GRAAL
Thomas Wuerthinger <thomas.wuerthinger@oracle.com>
parents: 4984
diff changeset
3737 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3738 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3739
a61af66fc99e Initial load
duke
parents:
diff changeset
3740 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3741 //------------------------------generate_uncommon_trap_blob--------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3742 void SharedRuntime::generate_uncommon_trap_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3743 // Allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3744 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3745 // Setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3746 CodeBuffer buffer("uncommon_trap_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
3747 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3748
a61af66fc99e Initial load
duke
parents:
diff changeset
3749 assert(SimpleRuntimeFrame::framesize % 4 == 0, "sp not 16-byte aligned");
a61af66fc99e Initial load
duke
parents:
diff changeset
3750
a61af66fc99e Initial load
duke
parents:
diff changeset
3751 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
3752
17780
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3753 if (UseRTMLocking) {
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3754 // Abort RTM transaction before possible nmethod deoptimization.
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3755 __ xabort(0);
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3756 }
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3757
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3758 // Push self-frame. We get here with a return address on the
a61af66fc99e Initial load
duke
parents:
diff changeset
3759 // stack, so rsp is 8-byte aligned until we allocate our frame.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3760 __ subptr(rsp, SimpleRuntimeFrame::return_off << LogBytesPerInt); // Epilog!
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3761
a61af66fc99e Initial load
duke
parents:
diff changeset
3762 // No callee saved registers. rbp is assumed implicitly saved
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3763 __ movptr(Address(rsp, SimpleRuntimeFrame::rbp_off << LogBytesPerInt), rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3764
a61af66fc99e Initial load
duke
parents:
diff changeset
3765 // compiler left unloaded_class_index in j_rarg0 move to where the
a61af66fc99e Initial load
duke
parents:
diff changeset
3766 // runtime expects it.
a61af66fc99e Initial load
duke
parents:
diff changeset
3767 __ movl(c_rarg1, j_rarg0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3768
a61af66fc99e Initial load
duke
parents:
diff changeset
3769 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3770
a61af66fc99e Initial load
duke
parents:
diff changeset
3771 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
3772 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
3773 // capture callee-saved registers as well as return values.
a61af66fc99e Initial load
duke
parents:
diff changeset
3774 // Thread is in rdi already.
a61af66fc99e Initial load
duke
parents:
diff changeset
3775 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3776 // UnrollBlock* uncommon_trap(JavaThread* thread, jint unloaded_class_index);
a61af66fc99e Initial load
duke
parents:
diff changeset
3777
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3778 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3779 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::uncommon_trap)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3780
a61af66fc99e Initial load
duke
parents:
diff changeset
3781 // Set an oopmap for the call site
a61af66fc99e Initial load
duke
parents:
diff changeset
3782 OopMapSet* oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3783 OopMap* map = new OopMap(SimpleRuntimeFrame::framesize, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3784
a61af66fc99e Initial load
duke
parents:
diff changeset
3785 // location of rbp is known implicitly by the frame sender code
a61af66fc99e Initial load
duke
parents:
diff changeset
3786
a61af66fc99e Initial load
duke
parents:
diff changeset
3787 oop_maps->add_gc_map(__ pc() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3788
a61af66fc99e Initial load
duke
parents:
diff changeset
3789 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3790
a61af66fc99e Initial load
duke
parents:
diff changeset
3791 // Load UnrollBlock* into rdi
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3792 __ mov(rdi, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3793
a61af66fc99e Initial load
duke
parents:
diff changeset
3794 // Pop all the frames we must move/replace.
a61af66fc99e Initial load
duke
parents:
diff changeset
3795 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3796 // Frame picture (youngest to oldest)
a61af66fc99e Initial load
duke
parents:
diff changeset
3797 // 1: self-frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3798 // 2: deopting frame (no frame link)
a61af66fc99e Initial load
duke
parents:
diff changeset
3799 // 3: caller of deopting frame (could be compiled/interpreted).
a61af66fc99e Initial load
duke
parents:
diff changeset
3800
a61af66fc99e Initial load
duke
parents:
diff changeset
3801 // Pop self-frame. We have no frame, and must rely only on rax and rsp.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3802 __ addptr(rsp, (SimpleRuntimeFrame::framesize - 2) << LogBytesPerInt); // Epilog!
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3803
a61af66fc99e Initial load
duke
parents:
diff changeset
3804 // Pop deoptimized frame (int)
a61af66fc99e Initial load
duke
parents:
diff changeset
3805 __ movl(rcx, Address(rdi,
a61af66fc99e Initial load
duke
parents:
diff changeset
3806 Deoptimization::UnrollBlock::
a61af66fc99e Initial load
duke
parents:
diff changeset
3807 size_of_deoptimized_frame_offset_in_bytes()));
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3808 __ addptr(rsp, rcx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3809
a61af66fc99e Initial load
duke
parents:
diff changeset
3810 // rsp should be pointing at the return address to the caller (3)
a61af66fc99e Initial load
duke
parents:
diff changeset
3811
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3812 // Pick up the initial fp we should save
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3813 // restore rbp before stack bang because if stack overflow is thrown it needs to be pushed (and preserved)
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3814 __ movptr(rbp, Address(rdi, Deoptimization::UnrollBlock::initial_info_offset_in_bytes()));
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3815
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3816 #ifdef ASSERT
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3817 // Compilers generate code that bang the stack by as much as the
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3818 // interpreter would need. So this stack banging should never
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3819 // trigger a fault. Verify that it does not on non product builds.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3820 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3821 __ movl(rbx, Address(rdi ,Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3822 __ bang_stack_size(rbx, rcx);
a61af66fc99e Initial load
duke
parents:
diff changeset
3823 }
17980
0bf37f737702 8032410: compiler/uncommontrap/TestStackBangRbp.java times out on Solaris-Sparc V9
roland
parents: 17850
diff changeset
3824 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3825
a61af66fc99e Initial load
duke
parents:
diff changeset
3826 // Load address of array of frame pcs into rcx (address*)
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3827 __ movptr(rcx, Address(rdi, Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3828
a61af66fc99e Initial load
duke
parents:
diff changeset
3829 // Trash the return pc
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3830 __ addptr(rsp, wordSize);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3831
a61af66fc99e Initial load
duke
parents:
diff changeset
3832 // Load address of array of frame sizes into rsi (intptr_t*)
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3833 __ movptr(rsi, Address(rdi, Deoptimization::UnrollBlock:: frame_sizes_offset_in_bytes()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3834
a61af66fc99e Initial load
duke
parents:
diff changeset
3835 // Counter
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3836 __ movl(rdx, Address(rdi, Deoptimization::UnrollBlock:: number_of_frames_offset_in_bytes())); // (int)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3837
a61af66fc99e Initial load
duke
parents:
diff changeset
3838 // Now adjust the caller's stack to make up for the extra locals but
a61af66fc99e Initial load
duke
parents:
diff changeset
3839 // record the original sp so that we can save it in the skeletal
a61af66fc99e Initial load
duke
parents:
diff changeset
3840 // interpreter frame and the stack walking of interpreter_sender
a61af66fc99e Initial load
duke
parents:
diff changeset
3841 // will get the unextended sp value and not the "real" sp value.
a61af66fc99e Initial load
duke
parents:
diff changeset
3842
a61af66fc99e Initial load
duke
parents:
diff changeset
3843 const Register sender_sp = r8;
a61af66fc99e Initial load
duke
parents:
diff changeset
3844
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3845 __ mov(sender_sp, rsp);
13384
fca8f4799229 8028308: nsk regression, assert(obj->is_oop()) failed: not an oop
roland
parents: 10998
diff changeset
3846 __ movl(rbx, Address(rdi, Deoptimization::UnrollBlock:: caller_adjustment_offset_in_bytes())); // (int)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3847 __ subptr(rsp, rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3848
a61af66fc99e Initial load
duke
parents:
diff changeset
3849 // Push interpreter frames in a loop
a61af66fc99e Initial load
duke
parents:
diff changeset
3850 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
3851 __ bind(loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3852 __ movptr(rbx, Address(rsi, 0)); // Load frame size
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3853 __ subptr(rbx, 2 * wordSize); // We'll push pc and rbp by hand
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3854 __ pushptr(Address(rcx, 0)); // Save return address
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3855 __ enter(); // Save old & set new rbp
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3856 __ subptr(rsp, rbx); // Prolog
520
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
3857 #ifdef CC_INTERP
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
3858 __ movptr(Address(rbp,
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
3859 -(sizeof(BytecodeInterpreter)) + in_bytes(byte_offset_of(BytecodeInterpreter, _sender_sp))),
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
3860 sender_sp); // Make it walkable
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
3861 #else // CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3862 __ movptr(Address(rbp, frame::interpreter_frame_sender_sp_offset * wordSize),
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3863 sender_sp); // Make it walkable
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3864 // This value is corrected by layout_activation_impl
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3865 __ movptr(Address(rbp, frame::interpreter_frame_last_sp_offset * wordSize), (int32_t)NULL_WORD );
520
52a431267315 6791168: Fix invalid code in bytecodeInterpreter that can cause gcc ICE
coleenp
parents: 304
diff changeset
3866 #endif // CC_INTERP
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3867 __ mov(sender_sp, rsp); // Pass sender_sp to next frame
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3868 __ addptr(rsi, wordSize); // Bump array pointer (sizes)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3869 __ addptr(rcx, wordSize); // Bump array pointer (pcs)
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3870 __ decrementl(rdx); // Decrement counter
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3871 __ jcc(Assembler::notZero, loop);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3872 __ pushptr(Address(rcx, 0)); // Save final return address
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3873
a61af66fc99e Initial load
duke
parents:
diff changeset
3874 // Re-push self-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3875 __ enter(); // Save old & set new rbp
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3876 __ subptr(rsp, (SimpleRuntimeFrame::framesize - 4) << LogBytesPerInt);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3877 // Prolog
a61af66fc99e Initial load
duke
parents:
diff changeset
3878
a61af66fc99e Initial load
duke
parents:
diff changeset
3879 // Use rbp because the frames look interpreted now
4057
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3880 // Save "the_pc" since it cannot easily be retrieved using the last_java_SP after we aligned SP.
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3881 // Don't need the precise return PC here, just precise enough to point into this code blob.
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3882 address the_pc = __ pc();
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3883 __ set_last_Java_frame(noreg, rbp, the_pc);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3884
a61af66fc99e Initial load
duke
parents:
diff changeset
3885 // Call C code. Need thread but NOT official VM entry
a61af66fc99e Initial load
duke
parents:
diff changeset
3886 // crud. We cannot block on this call, no GC can happen. Call should
a61af66fc99e Initial load
duke
parents:
diff changeset
3887 // restore return values to their stack-slots with the new SP.
a61af66fc99e Initial load
duke
parents:
diff changeset
3888 // Thread is in rdi already.
a61af66fc99e Initial load
duke
parents:
diff changeset
3889 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3890 // BasicType unpack_frames(JavaThread* thread, int exec_mode);
a61af66fc99e Initial load
duke
parents:
diff changeset
3891
4057
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3892 __ andptr(rsp, -(StackAlignmentInBytes)); // Align SP as required by ABI
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3893 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3894 __ movl(c_rarg1, Deoptimization::Unpack_uncommon_trap);
a61af66fc99e Initial load
duke
parents:
diff changeset
3895 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
a61af66fc99e Initial load
duke
parents:
diff changeset
3896
a61af66fc99e Initial load
duke
parents:
diff changeset
3897 // Set an oopmap for the call site
4057
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3898 // Use the same PC we used for the last java frame
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3899 oop_maps->add_gc_map(the_pc - start, new OopMap(SimpleRuntimeFrame::framesize, 0));
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3900
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3901 // Clear fp AND pc
1feb272af3a7 6636110: unaligned stackpointer leads to crash during deoptimization
never
parents: 3931
diff changeset
3902 __ reset_last_Java_frame(true, true);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3903
a61af66fc99e Initial load
duke
parents:
diff changeset
3904 // Pop self-frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
3905 __ leave(); // Epilog
a61af66fc99e Initial load
duke
parents:
diff changeset
3906
a61af66fc99e Initial load
duke
parents:
diff changeset
3907 // Jump to interpreter
a61af66fc99e Initial load
duke
parents:
diff changeset
3908 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3909
a61af66fc99e Initial load
duke
parents:
diff changeset
3910 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3911 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3912
a61af66fc99e Initial load
duke
parents:
diff changeset
3913 _uncommon_trap_blob = UncommonTrapBlob::create(&buffer, oop_maps,
a61af66fc99e Initial load
duke
parents:
diff changeset
3914 SimpleRuntimeFrame::framesize >> 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3915 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3916 #endif // COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3917
a61af66fc99e Initial load
duke
parents:
diff changeset
3918
a61af66fc99e Initial load
duke
parents:
diff changeset
3919 //------------------------------generate_handler_blob------
a61af66fc99e Initial load
duke
parents:
diff changeset
3920 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3921 // Generate a special Compile2Runtime blob that saves all registers,
a61af66fc99e Initial load
duke
parents:
diff changeset
3922 // and setup oopmap.
a61af66fc99e Initial load
duke
parents:
diff changeset
3923 //
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3924 SafepointBlob* SharedRuntime::generate_handler_blob(address call_ptr, int poll_type) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3925 assert(StubRoutines::forward_exception_entry() != NULL,
a61af66fc99e Initial load
duke
parents:
diff changeset
3926 "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3927
a61af66fc99e Initial load
duke
parents:
diff changeset
3928 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3929 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3930 OopMap* map;
a61af66fc99e Initial load
duke
parents:
diff changeset
3931
a61af66fc99e Initial load
duke
parents:
diff changeset
3932 // Allocate space for the code. Setup code generation tools.
a61af66fc99e Initial load
duke
parents:
diff changeset
3933 CodeBuffer buffer("handler_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
3934 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3935
a61af66fc99e Initial load
duke
parents:
diff changeset
3936 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
3937 address call_pc = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3938 int frame_size_in_words;
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3939 bool cause_return = (poll_type == POLL_AT_RETURN);
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3940 bool save_vectors = (poll_type == POLL_AT_VECTOR_LOOP);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3941
17780
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3942 if (UseRTMLocking) {
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3943 // Abort RTM transaction before calling runtime
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3944 // because critical section will be large and will be
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3945 // aborted anyway. Also nmethod could be deoptimized.
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3946 __ xabort(0);
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3947 }
606acabe7b5c 8031320: Use Intel RTM instructions for locks
kvn
parents: 14223
diff changeset
3948
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3949 // Make room for return address (or push it again)
a61af66fc99e Initial load
duke
parents:
diff changeset
3950 if (!cause_return) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3951 __ push(rbx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3952 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3953
a61af66fc99e Initial load
duke
parents:
diff changeset
3954 // Save registers, fpu state, and flags
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3955 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words, save_vectors);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3956
a61af66fc99e Initial load
duke
parents:
diff changeset
3957 // The following is basically a call_VM. However, we need the precise
a61af66fc99e Initial load
duke
parents:
diff changeset
3958 // address of the call in order to generate an oopmap. Hence, we do all the
a61af66fc99e Initial load
duke
parents:
diff changeset
3959 // work outselves.
a61af66fc99e Initial load
duke
parents:
diff changeset
3960
a61af66fc99e Initial load
duke
parents:
diff changeset
3961 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
3962
a61af66fc99e Initial load
duke
parents:
diff changeset
3963 // The return address must always be correct so that frame constructor never
a61af66fc99e Initial load
duke
parents:
diff changeset
3964 // sees an invalid pc.
a61af66fc99e Initial load
duke
parents:
diff changeset
3965
a61af66fc99e Initial load
duke
parents:
diff changeset
3966 if (!cause_return) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3967 // overwrite the dummy value we pushed on entry
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3968 __ movptr(c_rarg0, Address(r15_thread, JavaThread::saved_exception_pc_offset()));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3969 __ movptr(Address(rbp, wordSize), c_rarg0);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3970 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3971
a61af66fc99e Initial load
duke
parents:
diff changeset
3972 // Do the call
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3973 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3974 __ call(RuntimeAddress(call_ptr));
a61af66fc99e Initial load
duke
parents:
diff changeset
3975
a61af66fc99e Initial load
duke
parents:
diff changeset
3976 // Set an oopmap for the call site. This oopmap will map all
a61af66fc99e Initial load
duke
parents:
diff changeset
3977 // oop-registers and debug-info registers as callee-saved. This
a61af66fc99e Initial load
duke
parents:
diff changeset
3978 // will allow deoptimization at this safepoint to find all possible
a61af66fc99e Initial load
duke
parents:
diff changeset
3979 // debug-info recordings, as well as let GC find all oops.
a61af66fc99e Initial load
duke
parents:
diff changeset
3980
a61af66fc99e Initial load
duke
parents:
diff changeset
3981 oop_maps->add_gc_map( __ pc() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3982
a61af66fc99e Initial load
duke
parents:
diff changeset
3983 Label noException;
a61af66fc99e Initial load
duke
parents:
diff changeset
3984
a61af66fc99e Initial load
duke
parents:
diff changeset
3985 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3986
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
3987 __ cmpptr(Address(r15_thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3988 __ jcc(Assembler::equal, noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3989
a61af66fc99e Initial load
duke
parents:
diff changeset
3990 // Exception pending
a61af66fc99e Initial load
duke
parents:
diff changeset
3991
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3992 RegisterSaver::restore_live_registers(masm, save_vectors);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3993
a61af66fc99e Initial load
duke
parents:
diff changeset
3994 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3995
a61af66fc99e Initial load
duke
parents:
diff changeset
3996 // No exception case
a61af66fc99e Initial load
duke
parents:
diff changeset
3997 __ bind(noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3998
a61af66fc99e Initial load
duke
parents:
diff changeset
3999 // Normal exit, restore registers and exit.
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
4000 RegisterSaver::restore_live_registers(masm, save_vectors);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4001
a61af66fc99e Initial load
duke
parents:
diff changeset
4002 __ ret(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
4003
a61af66fc99e Initial load
duke
parents:
diff changeset
4004 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
4005 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
4006
a61af66fc99e Initial load
duke
parents:
diff changeset
4007 // Fill-out other meta info
a61af66fc99e Initial load
duke
parents:
diff changeset
4008 return SafepointBlob::create(&buffer, oop_maps, frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
4009 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4010
a61af66fc99e Initial load
duke
parents:
diff changeset
4011 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4012 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
a61af66fc99e Initial load
duke
parents:
diff changeset
4013 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4014 // Generate a stub that calls into vm to find out the proper destination
a61af66fc99e Initial load
duke
parents:
diff changeset
4015 // of a java call. All the argument registers are live at this point
a61af66fc99e Initial load
duke
parents:
diff changeset
4016 // but since this is generic code we don't know what they are and the caller
a61af66fc99e Initial load
duke
parents:
diff changeset
4017 // must do any gc of the args.
a61af66fc99e Initial load
duke
parents:
diff changeset
4018 //
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 3363
diff changeset
4019 RuntimeStub* SharedRuntime::generate_resolve_blob(address destination, const char* name) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4020 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
4021
a61af66fc99e Initial load
duke
parents:
diff changeset
4022 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
4023 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
4024
a61af66fc99e Initial load
duke
parents:
diff changeset
4025 CodeBuffer buffer(name, 1000, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
4026 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
4027
a61af66fc99e Initial load
duke
parents:
diff changeset
4028 int frame_size_in_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
4029
a61af66fc99e Initial load
duke
parents:
diff changeset
4030 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
4031 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
4032
a61af66fc99e Initial load
duke
parents:
diff changeset
4033 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
4034
a61af66fc99e Initial load
duke
parents:
diff changeset
4035 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_in_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
4036
a61af66fc99e Initial load
duke
parents:
diff changeset
4037 int frame_complete = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
4038
a61af66fc99e Initial load
duke
parents:
diff changeset
4039 __ set_last_Java_frame(noreg, noreg, NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
4040
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4041 __ mov(c_rarg0, r15_thread);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4042
a61af66fc99e Initial load
duke
parents:
diff changeset
4043 __ call(RuntimeAddress(destination));
a61af66fc99e Initial load
duke
parents:
diff changeset
4044
a61af66fc99e Initial load
duke
parents:
diff changeset
4045
a61af66fc99e Initial load
duke
parents:
diff changeset
4046 // Set an oopmap for the call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
4047 // We need this not only for callee-saved registers, but also for volatile
a61af66fc99e Initial load
duke
parents:
diff changeset
4048 // registers that the compiler might be keeping live across a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
4049
a61af66fc99e Initial load
duke
parents:
diff changeset
4050 oop_maps->add_gc_map( __ offset() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
4051
a61af66fc99e Initial load
duke
parents:
diff changeset
4052 // rax contains the address we are going to jump to assuming no exception got installed
a61af66fc99e Initial load
duke
parents:
diff changeset
4053
a61af66fc99e Initial load
duke
parents:
diff changeset
4054 // clear last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
4055 __ reset_last_Java_frame(false, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
4056 // check for pending exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
4057 Label pending;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4058 __ cmpptr(Address(r15_thread, Thread::pending_exception_offset()), (int32_t)NULL_WORD);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4059 __ jcc(Assembler::notEqual, pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
4060
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
4061 // get the returned Method*
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
4062 __ get_vm_result_2(rbx, r15_thread);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4063 __ movptr(Address(rsp, RegisterSaver::rbx_offset_in_bytes()), rbx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4064
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4065 __ movptr(Address(rsp, RegisterSaver::rax_offset_in_bytes()), rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4066
a61af66fc99e Initial load
duke
parents:
diff changeset
4067 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
4068
a61af66fc99e Initial load
duke
parents:
diff changeset
4069 // We are back the the original state on entry and ready to go.
a61af66fc99e Initial load
duke
parents:
diff changeset
4070
a61af66fc99e Initial load
duke
parents:
diff changeset
4071 __ jmp(rax);
a61af66fc99e Initial load
duke
parents:
diff changeset
4072
a61af66fc99e Initial load
duke
parents:
diff changeset
4073 // Pending exception after the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
4074
a61af66fc99e Initial load
duke
parents:
diff changeset
4075 __ bind(pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
4076
a61af66fc99e Initial load
duke
parents:
diff changeset
4077 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
4078
a61af66fc99e Initial load
duke
parents:
diff changeset
4079 // exception pending => remove activation and forward to exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
4080
a61af66fc99e Initial load
duke
parents:
diff changeset
4081 __ movptr(Address(r15_thread, JavaThread::vm_result_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
4082
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4083 __ movptr(rax, Address(r15_thread, Thread::pending_exception_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4084 __ jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
a61af66fc99e Initial load
duke
parents:
diff changeset
4085
a61af66fc99e Initial load
duke
parents:
diff changeset
4086 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
4087 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
4088 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
4089
a61af66fc99e Initial load
duke
parents:
diff changeset
4090 // return the blob
a61af66fc99e Initial load
duke
parents:
diff changeset
4091 // frame_size_words or bytes??
a61af66fc99e Initial load
duke
parents:
diff changeset
4092 return RuntimeStub::new_runtime_stub(name, &buffer, frame_complete, frame_size_in_words, oop_maps, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
4093 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4094
a61af66fc99e Initial load
duke
parents:
diff changeset
4095
a61af66fc99e Initial load
duke
parents:
diff changeset
4096 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
4097 // This is here instead of runtime_x86_64.cpp because it uses SimpleRuntimeFrame
a61af66fc99e Initial load
duke
parents:
diff changeset
4098 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4099 //------------------------------generate_exception_blob---------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
4100 // creates exception blob at the end
a61af66fc99e Initial load
duke
parents:
diff changeset
4101 // Using exception blob, this code is jumped from a compiled method.
a61af66fc99e Initial load
duke
parents:
diff changeset
4102 // (see emit_exception_handler in x86_64.ad file)
a61af66fc99e Initial load
duke
parents:
diff changeset
4103 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4104 // Given an exception pc at a call we call into the runtime for the
a61af66fc99e Initial load
duke
parents:
diff changeset
4105 // handler in this method. This handler might merely restore state
a61af66fc99e Initial load
duke
parents:
diff changeset
4106 // (i.e. callee save registers) unwind the frame and jump to the
a61af66fc99e Initial load
duke
parents:
diff changeset
4107 // exception handler for the nmethod if there is no Java level handler
a61af66fc99e Initial load
duke
parents:
diff changeset
4108 // for the nmethod.
a61af66fc99e Initial load
duke
parents:
diff changeset
4109 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4110 // This code is entered with a jmp.
a61af66fc99e Initial load
duke
parents:
diff changeset
4111 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4112 // Arguments:
a61af66fc99e Initial load
duke
parents:
diff changeset
4113 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
4114 // rdx: exception pc
a61af66fc99e Initial load
duke
parents:
diff changeset
4115 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4116 // Results:
a61af66fc99e Initial load
duke
parents:
diff changeset
4117 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
4118 // rdx: exception pc in caller or ???
a61af66fc99e Initial load
duke
parents:
diff changeset
4119 // destination: exception handler of caller
a61af66fc99e Initial load
duke
parents:
diff changeset
4120 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4121 // Note: the exception pc MUST be at a call (precise debug information)
a61af66fc99e Initial load
duke
parents:
diff changeset
4122 // Registers rax, rdx, rcx, rsi, rdi, r8-r11 are not callee saved.
a61af66fc99e Initial load
duke
parents:
diff changeset
4123 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4124
a61af66fc99e Initial load
duke
parents:
diff changeset
4125 void OptoRuntime::generate_exception_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
4126 assert(!OptoRuntime::is_callee_saved_register(RDX_num), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
4127 assert(!OptoRuntime::is_callee_saved_register(RAX_num), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
4128 assert(!OptoRuntime::is_callee_saved_register(RCX_num), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
4129
a61af66fc99e Initial load
duke
parents:
diff changeset
4130 assert(SimpleRuntimeFrame::framesize % 4 == 0, "sp not 16-byte aligned");
a61af66fc99e Initial load
duke
parents:
diff changeset
4131
a61af66fc99e Initial load
duke
parents:
diff changeset
4132 // Allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
4133 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
4134 // Setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
4135 CodeBuffer buffer("exception_blob", 2048, 1024);
a61af66fc99e Initial load
duke
parents:
diff changeset
4136 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
4137
a61af66fc99e Initial load
duke
parents:
diff changeset
4138
a61af66fc99e Initial load
duke
parents:
diff changeset
4139 address start = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
4140
a61af66fc99e Initial load
duke
parents:
diff changeset
4141 // Exception pc is 'return address' for stack walker
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4142 __ push(rdx);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4143 __ subptr(rsp, SimpleRuntimeFrame::return_off << LogBytesPerInt); // Prolog
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4144
a61af66fc99e Initial load
duke
parents:
diff changeset
4145 // Save callee-saved registers. See x86_64.ad.
a61af66fc99e Initial load
duke
parents:
diff changeset
4146
a61af66fc99e Initial load
duke
parents:
diff changeset
4147 // rbp is an implicitly saved callee saved register (i.e. the calling
a61af66fc99e Initial load
duke
parents:
diff changeset
4148 // convention will save restore it in prolog/epilog) Other than that
a61af66fc99e Initial load
duke
parents:
diff changeset
4149 // there are no callee save registers now that adapter frames are gone.
a61af66fc99e Initial load
duke
parents:
diff changeset
4150
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4151 __ movptr(Address(rsp, SimpleRuntimeFrame::rbp_off << LogBytesPerInt), rbp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4152
a61af66fc99e Initial load
duke
parents:
diff changeset
4153 // Store exception in Thread object. We cannot pass any arguments to the
a61af66fc99e Initial load
duke
parents:
diff changeset
4154 // handle_exception call, since we do not want to make any assumption
a61af66fc99e Initial load
duke
parents:
diff changeset
4155 // about the size of the frame where the exception happened in.
a61af66fc99e Initial load
duke
parents:
diff changeset
4156 // c_rarg0 is either rdi (Linux) or rcx (Windows).
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4157 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()),rax);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4158 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), rdx);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4159
a61af66fc99e Initial load
duke
parents:
diff changeset
4160 // This call does all the hard work. It checks if an exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
4161 // exists in the method.
a61af66fc99e Initial load
duke
parents:
diff changeset
4162 // If so, it returns the handler address.
a61af66fc99e Initial load
duke
parents:
diff changeset
4163 // If not, it prepares for stack-unwinding, restoring the callee-save
a61af66fc99e Initial load
duke
parents:
diff changeset
4164 // registers of the frame being removed.
a61af66fc99e Initial load
duke
parents:
diff changeset
4165 //
a61af66fc99e Initial load
duke
parents:
diff changeset
4166 // address OptoRuntime::handle_exception_C(JavaThread* thread)
a61af66fc99e Initial load
duke
parents:
diff changeset
4167
5904
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4168 // At a method handle call, the stack may not be properly aligned
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4169 // when returning with an exception.
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4170 address the_pc = __ pc();
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4171 __ set_last_Java_frame(noreg, noreg, the_pc);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4172 __ mov(c_rarg0, r15_thread);
5904
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4173 __ andptr(rsp, -(StackAlignmentInBytes)); // Align stack
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4174 __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, OptoRuntime::handle_exception_C)));
a61af66fc99e Initial load
duke
parents:
diff changeset
4175
a61af66fc99e Initial load
duke
parents:
diff changeset
4176 // Set an oopmap for the call site. This oopmap will only be used if we
a61af66fc99e Initial load
duke
parents:
diff changeset
4177 // are unwinding the stack. Hence, all locations will be dead.
a61af66fc99e Initial load
duke
parents:
diff changeset
4178 // Callee-saved registers will be the same as the frame above (i.e.,
a61af66fc99e Initial load
duke
parents:
diff changeset
4179 // handle_exception_stub), since they were restored when we got the
a61af66fc99e Initial load
duke
parents:
diff changeset
4180 // exception.
a61af66fc99e Initial load
duke
parents:
diff changeset
4181
a61af66fc99e Initial load
duke
parents:
diff changeset
4182 OopMapSet* oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
4183
5904
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4184 oop_maps->add_gc_map(the_pc - start, new OopMap(SimpleRuntimeFrame::framesize, 0));
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4185
bf7796b7367a 7148486: At a method handle call returning with an exception may call the runtime with misaligned stack (x64)
roland
parents: 4873
diff changeset
4186 __ reset_last_Java_frame(false, true);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4187
a61af66fc99e Initial load
duke
parents:
diff changeset
4188 // Restore callee-saved registers
a61af66fc99e Initial load
duke
parents:
diff changeset
4189
a61af66fc99e Initial load
duke
parents:
diff changeset
4190 // rbp is an implicitly saved callee saved register (i.e. the calling
a61af66fc99e Initial load
duke
parents:
diff changeset
4191 // convention will save restore it in prolog/epilog) Other than that
a61af66fc99e Initial load
duke
parents:
diff changeset
4192 // there are no callee save registers no that adapter frames are gone.
a61af66fc99e Initial load
duke
parents:
diff changeset
4193
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4194 __ movptr(rbp, Address(rsp, SimpleRuntimeFrame::rbp_off << LogBytesPerInt));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4195
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4196 __ addptr(rsp, SimpleRuntimeFrame::return_off << LogBytesPerInt); // Epilog
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4197 __ pop(rdx); // No need for exception pc anymore
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4198
a61af66fc99e Initial load
duke
parents:
diff changeset
4199 // rax: exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
4200
1368
93767e6a2dfd 6941529: SharedRuntime::raw_exception_handler_for_return_address must reset thread MethodHandle flag
twisti
parents: 1187
diff changeset
4201 // Restore SP from BP if the exception PC is a MethodHandle call site.
93767e6a2dfd 6941529: SharedRuntime::raw_exception_handler_for_return_address must reset thread MethodHandle flag
twisti
parents: 1187
diff changeset
4202 __ cmpl(Address(r15_thread, JavaThread::is_method_handle_return_offset()), 0);
1567
110501f54a99 6934104: JSR 292 needs to support SPARC C2
twisti
parents: 1506
diff changeset
4203 __ cmovptr(Assembler::notEqual, rsp, rbp_mh_SP_save);
1135
e66fd840cb6b 6893081: method handle & invokedynamic code needs additional cleanup (post 6815692, 6858164)
twisti
parents: 848
diff changeset
4204
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4205 // We have a handler in rax (could be deopt blob).
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4206 __ mov(r8, rax);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4207
a61af66fc99e Initial load
duke
parents:
diff changeset
4208 // Get the exception oop
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4209 __ movptr(rax, Address(r15_thread, JavaThread::exception_oop_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4210 // Get the exception pc in case we are deoptimized
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
4211 __ movptr(rdx, Address(r15_thread, JavaThread::exception_pc_offset()));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
4212 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
4213 __ movptr(Address(r15_thread, JavaThread::exception_handler_pc_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
4214 __ movptr(Address(r15_thread, JavaThread::exception_pc_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
4215 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
4216 // Clear the exception oop so GC no longer processes it as a root.
a61af66fc99e Initial load
duke
parents:
diff changeset
4217 __ movptr(Address(r15_thread, JavaThread::exception_oop_offset()), (int)NULL_WORD);
a61af66fc99e Initial load
duke
parents:
diff changeset
4218
a61af66fc99e Initial load
duke
parents:
diff changeset
4219 // rax: exception oop
a61af66fc99e Initial load
duke
parents:
diff changeset
4220 // r8: exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
4221 // rdx: exception pc
a61af66fc99e Initial load
duke
parents:
diff changeset
4222 // Jump to handler
a61af66fc99e Initial load
duke
parents:
diff changeset
4223
a61af66fc99e Initial load
duke
parents:
diff changeset
4224 __ jmp(r8);
a61af66fc99e Initial load
duke
parents:
diff changeset
4225
a61af66fc99e Initial load
duke
parents:
diff changeset
4226 // Make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
4227 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
4228
a61af66fc99e Initial load
duke
parents:
diff changeset
4229 // Set exception blob
a61af66fc99e Initial load
duke
parents:
diff changeset
4230 _exception_blob = ExceptionBlob::create(&buffer, oop_maps, SimpleRuntimeFrame::framesize >> 1);
a61af66fc99e Initial load
duke
parents:
diff changeset
4231 }
a61af66fc99e Initial load
duke
parents:
diff changeset
4232 #endif // COMPILER2