annotate src/cpu/sparc/vm/sharedRuntime_sparc.cpp @ 12355:cefad50507d8

Merge with hs25-b53
author Gilles Duboscq <duboscq@ssw.jku.at>
date Fri, 11 Oct 2013 10:38:03 +0200
parents 6b0fd0964b87
children 096c224171c4
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2 * Copyright (c) 2003, 2012, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1506
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
25 #include "precompiled.hpp"
7204
f0c2369fda5a 8003250: SPARC: move MacroAssembler into separate file
twisti
parents: 6940
diff changeset
26 #include "asm/macroAssembler.inline.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
27 #include "code/debugInfoRec.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
28 #include "code/icBuffer.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
29 #include "code/vtableStubs.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
30 #include "interpreter/interpreter.hpp"
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
31 #include "oops/compiledICHolder.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
32 #include "prims/jvmtiRedefineClassesTrace.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
33 #include "runtime/sharedRuntime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
34 #include "runtime/vframeArray.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
35 #include "vmreg_sparc.inline.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
36 #ifdef COMPILER1
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
37 #include "c1/c1_Runtime1.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
38 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
39 #ifdef COMPILER2
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
40 #include "opto/runtime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
41 #endif
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
42 #ifdef SHARK
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
43 #include "compiler/compileBroker.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
44 #include "shark/sharkCompiler.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1783
diff changeset
45 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
46
a61af66fc99e Initial load
duke
parents:
diff changeset
47 #define __ masm->
a61af66fc99e Initial load
duke
parents:
diff changeset
48
a61af66fc99e Initial load
duke
parents:
diff changeset
49
a61af66fc99e Initial load
duke
parents:
diff changeset
50 class RegisterSaver {
a61af66fc99e Initial load
duke
parents:
diff changeset
51
a61af66fc99e Initial load
duke
parents:
diff changeset
52 // Used for saving volatile registers. This is Gregs, Fregs, I/L/O.
a61af66fc99e Initial load
duke
parents:
diff changeset
53 // The Oregs are problematic. In the 32bit build the compiler can
a61af66fc99e Initial load
duke
parents:
diff changeset
54 // have O registers live with 64 bit quantities. A window save will
a61af66fc99e Initial load
duke
parents:
diff changeset
55 // cut the heads off of the registers. We have to do a very extensive
a61af66fc99e Initial load
duke
parents:
diff changeset
56 // stack dance to save and restore these properly.
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58 // Note that the Oregs problem only exists if we block at either a polling
a61af66fc99e Initial load
duke
parents:
diff changeset
59 // page exception a compiled code safepoint that was not originally a call
a61af66fc99e Initial load
duke
parents:
diff changeset
60 // or deoptimize following one of these kinds of safepoints.
a61af66fc99e Initial load
duke
parents:
diff changeset
61
a61af66fc99e Initial load
duke
parents:
diff changeset
62 // Lots of registers to save. For all builds, a window save will preserve
a61af66fc99e Initial load
duke
parents:
diff changeset
63 // the %i and %l registers. For the 32-bit longs-in-two entries and 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
64 // builds a window-save will preserve the %o registers. In the LION build
a61af66fc99e Initial load
duke
parents:
diff changeset
65 // we need to save the 64-bit %o registers which requires we save them
a61af66fc99e Initial load
duke
parents:
diff changeset
66 // before the window-save (as then they become %i registers and get their
a61af66fc99e Initial load
duke
parents:
diff changeset
67 // heads chopped off on interrupt). We have to save some %g registers here
a61af66fc99e Initial load
duke
parents:
diff changeset
68 // as well.
a61af66fc99e Initial load
duke
parents:
diff changeset
69 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
70 // This frame's save area. Includes extra space for the native call:
a61af66fc99e Initial load
duke
parents:
diff changeset
71 // vararg's layout space and the like. Briefly holds the caller's
a61af66fc99e Initial load
duke
parents:
diff changeset
72 // register save area.
a61af66fc99e Initial load
duke
parents:
diff changeset
73 call_args_area = frame::register_save_words_sp_offset +
a61af66fc99e Initial load
duke
parents:
diff changeset
74 frame::memory_parameter_word_sp_offset*wordSize,
a61af66fc99e Initial load
duke
parents:
diff changeset
75 // Make sure save locations are always 8 byte aligned.
a61af66fc99e Initial load
duke
parents:
diff changeset
76 // can't use round_to because it doesn't produce compile time constant
a61af66fc99e Initial load
duke
parents:
diff changeset
77 start_of_extra_save_area = ((call_args_area + 7) & ~7),
a61af66fc99e Initial load
duke
parents:
diff changeset
78 g1_offset = start_of_extra_save_area, // g-regs needing saving
a61af66fc99e Initial load
duke
parents:
diff changeset
79 g3_offset = g1_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
80 g4_offset = g3_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
81 g5_offset = g4_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
82 o0_offset = g5_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
83 o1_offset = o0_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
84 o2_offset = o1_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
85 o3_offset = o2_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
86 o4_offset = o3_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
87 o5_offset = o4_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
88 start_of_flags_save_area = o5_offset+8,
a61af66fc99e Initial load
duke
parents:
diff changeset
89 ccr_offset = start_of_flags_save_area,
a61af66fc99e Initial load
duke
parents:
diff changeset
90 fsr_offset = ccr_offset + 8,
a61af66fc99e Initial load
duke
parents:
diff changeset
91 d00_offset = fsr_offset+8, // Start of float save area
a61af66fc99e Initial load
duke
parents:
diff changeset
92 register_save_size = d00_offset+8*32
a61af66fc99e Initial load
duke
parents:
diff changeset
93 };
a61af66fc99e Initial load
duke
parents:
diff changeset
94
a61af66fc99e Initial load
duke
parents:
diff changeset
95
a61af66fc99e Initial load
duke
parents:
diff changeset
96 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
97
a61af66fc99e Initial load
duke
parents:
diff changeset
98 static int Oexception_offset() { return o0_offset; };
a61af66fc99e Initial load
duke
parents:
diff changeset
99 static int G3_offset() { return g3_offset; };
a61af66fc99e Initial load
duke
parents:
diff changeset
100 static int G5_offset() { return g5_offset; };
a61af66fc99e Initial load
duke
parents:
diff changeset
101 static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
102 static void restore_live_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
103
a61af66fc99e Initial load
duke
parents:
diff changeset
104 // During deoptimization only the result register need to be restored
a61af66fc99e Initial load
duke
parents:
diff changeset
105 // all the other values have already been extracted.
a61af66fc99e Initial load
duke
parents:
diff changeset
106
a61af66fc99e Initial load
duke
parents:
diff changeset
107 static void restore_result_registers(MacroAssembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
108 };
a61af66fc99e Initial load
duke
parents:
diff changeset
109
a61af66fc99e Initial load
duke
parents:
diff changeset
110 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words) {
a61af66fc99e Initial load
duke
parents:
diff changeset
111 // Record volatile registers as callee-save values in an OopMap so their save locations will be
a61af66fc99e Initial load
duke
parents:
diff changeset
112 // propagated to the caller frame's RegisterMap during StackFrameStream construction (needed for
a61af66fc99e Initial load
duke
parents:
diff changeset
113 // deoptimization; see compiledVFrame::create_stack_value). The caller's I, L and O registers
a61af66fc99e Initial load
duke
parents:
diff changeset
114 // are saved in register windows - I's and L's in the caller's frame and O's in the stub frame
a61af66fc99e Initial load
duke
parents:
diff changeset
115 // (as the stub's I's) when the runtime routine called by the stub creates its frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
116 int i;
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
117 // Always make the frame size 16 byte aligned.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
118 int frame_size = round_to(additional_frame_words + register_save_size, 16);
a61af66fc99e Initial load
duke
parents:
diff changeset
119 // OopMap frame size is in c2 stack slots (sizeof(jint)) not bytes or words
a61af66fc99e Initial load
duke
parents:
diff changeset
120 int frame_size_in_slots = frame_size / sizeof(jint);
a61af66fc99e Initial load
duke
parents:
diff changeset
121 // CodeBlob frame size is in words.
a61af66fc99e Initial load
duke
parents:
diff changeset
122 *total_frame_words = frame_size / wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
123 // OopMap* map = new OopMap(*total_frame_words, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
124 OopMap* map = new OopMap(frame_size_in_slots, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
125
a61af66fc99e Initial load
duke
parents:
diff changeset
126 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
127
a61af66fc99e Initial load
duke
parents:
diff changeset
128 // Save 64-bit O registers; they will get their heads chopped off on a 'save'.
a61af66fc99e Initial load
duke
parents:
diff changeset
129 __ stx(O0, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
130 __ stx(O1, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
131 __ stx(O2, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
132 __ stx(O3, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
133 __ stx(O4, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
134 __ stx(O5, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
135 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
136
a61af66fc99e Initial load
duke
parents:
diff changeset
137 __ save(SP, -frame_size, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
138
a61af66fc99e Initial load
duke
parents:
diff changeset
139 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
140 // Reload the 64 bit Oregs. Although they are now Iregs we load them
a61af66fc99e Initial load
duke
parents:
diff changeset
141 // to Oregs here to avoid interrupts cutting off their heads
a61af66fc99e Initial load
duke
parents:
diff changeset
142
a61af66fc99e Initial load
duke
parents:
diff changeset
143 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
144 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
145 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
146 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
147 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
148 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
149
a61af66fc99e Initial load
duke
parents:
diff changeset
150 __ stx(O0, SP, o0_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
151 map->set_callee_saved(VMRegImpl::stack2reg((o0_offset + 4)>>2), O0->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
152
a61af66fc99e Initial load
duke
parents:
diff changeset
153 __ stx(O1, SP, o1_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
154
a61af66fc99e Initial load
duke
parents:
diff changeset
155 map->set_callee_saved(VMRegImpl::stack2reg((o1_offset + 4)>>2), O1->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
156
a61af66fc99e Initial load
duke
parents:
diff changeset
157 __ stx(O2, SP, o2_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
158 map->set_callee_saved(VMRegImpl::stack2reg((o2_offset + 4)>>2), O2->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
159
a61af66fc99e Initial load
duke
parents:
diff changeset
160 __ stx(O3, SP, o3_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
161 map->set_callee_saved(VMRegImpl::stack2reg((o3_offset + 4)>>2), O3->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
162
a61af66fc99e Initial load
duke
parents:
diff changeset
163 __ stx(O4, SP, o4_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
164 map->set_callee_saved(VMRegImpl::stack2reg((o4_offset + 4)>>2), O4->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
165
a61af66fc99e Initial load
duke
parents:
diff changeset
166 __ stx(O5, SP, o5_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
167 map->set_callee_saved(VMRegImpl::stack2reg((o5_offset + 4)>>2), O5->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
168 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
169
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
170
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
171 #ifdef _LP64
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
172 int debug_offset = 0;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
173 #else
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
174 int debug_offset = 4;
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
175 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
176 // Save the G's
a61af66fc99e Initial load
duke
parents:
diff changeset
177 __ stx(G1, SP, g1_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
178 map->set_callee_saved(VMRegImpl::stack2reg((g1_offset + debug_offset)>>2), G1->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
179
a61af66fc99e Initial load
duke
parents:
diff changeset
180 __ stx(G3, SP, g3_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
181 map->set_callee_saved(VMRegImpl::stack2reg((g3_offset + debug_offset)>>2), G3->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
182
a61af66fc99e Initial load
duke
parents:
diff changeset
183 __ stx(G4, SP, g4_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
184 map->set_callee_saved(VMRegImpl::stack2reg((g4_offset + debug_offset)>>2), G4->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
185
a61af66fc99e Initial load
duke
parents:
diff changeset
186 __ stx(G5, SP, g5_offset+STACK_BIAS);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
187 map->set_callee_saved(VMRegImpl::stack2reg((g5_offset + debug_offset)>>2), G5->as_VMReg());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
188
a61af66fc99e Initial load
duke
parents:
diff changeset
189 // This is really a waste but we'll keep things as they were for now
a61af66fc99e Initial load
duke
parents:
diff changeset
190 if (true) {
a61af66fc99e Initial load
duke
parents:
diff changeset
191 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
192 map->set_callee_saved(VMRegImpl::stack2reg((o0_offset)>>2), O0->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
193 map->set_callee_saved(VMRegImpl::stack2reg((o1_offset)>>2), O1->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
194 map->set_callee_saved(VMRegImpl::stack2reg((o2_offset)>>2), O2->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
195 map->set_callee_saved(VMRegImpl::stack2reg((o3_offset)>>2), O3->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
196 map->set_callee_saved(VMRegImpl::stack2reg((o4_offset)>>2), O4->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
197 map->set_callee_saved(VMRegImpl::stack2reg((o5_offset)>>2), O5->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
198 map->set_callee_saved(VMRegImpl::stack2reg((g1_offset)>>2), G1->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
199 map->set_callee_saved(VMRegImpl::stack2reg((g3_offset)>>2), G3->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
200 map->set_callee_saved(VMRegImpl::stack2reg((g4_offset)>>2), G4->as_VMReg()->next());
a61af66fc99e Initial load
duke
parents:
diff changeset
201 map->set_callee_saved(VMRegImpl::stack2reg((g5_offset)>>2), G5->as_VMReg()->next());
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
202 #endif /* _LP64 */
0
a61af66fc99e Initial load
duke
parents:
diff changeset
203 }
a61af66fc99e Initial load
duke
parents:
diff changeset
204
a61af66fc99e Initial load
duke
parents:
diff changeset
205
a61af66fc99e Initial load
duke
parents:
diff changeset
206 // Save the flags
a61af66fc99e Initial load
duke
parents:
diff changeset
207 __ rdccr( G5 );
a61af66fc99e Initial load
duke
parents:
diff changeset
208 __ stx(G5, SP, ccr_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
209 __ stxfsr(SP, fsr_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
210
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
211 // Save all the FP registers: 32 doubles (32 floats correspond to the 2 halves of the first 16 doubles)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
212 int offset = d00_offset;
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
213 for( int i=0; i<FloatRegisterImpl::number_of_registers; i+=2 ) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
214 FloatRegister f = as_FloatRegister(i);
a61af66fc99e Initial load
duke
parents:
diff changeset
215 __ stf(FloatRegisterImpl::D, f, SP, offset+STACK_BIAS);
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
216 // Record as callee saved both halves of double registers (2 float registers).
0
a61af66fc99e Initial load
duke
parents:
diff changeset
217 map->set_callee_saved(VMRegImpl::stack2reg(offset>>2), f->as_VMReg());
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
218 map->set_callee_saved(VMRegImpl::stack2reg((offset + sizeof(float))>>2), f->as_VMReg()->next());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
219 offset += sizeof(double);
a61af66fc99e Initial load
duke
parents:
diff changeset
220 }
a61af66fc99e Initial load
duke
parents:
diff changeset
221
a61af66fc99e Initial load
duke
parents:
diff changeset
222 // And we're done.
a61af66fc99e Initial load
duke
parents:
diff changeset
223
a61af66fc99e Initial load
duke
parents:
diff changeset
224 return map;
a61af66fc99e Initial load
duke
parents:
diff changeset
225 }
a61af66fc99e Initial load
duke
parents:
diff changeset
226
a61af66fc99e Initial load
duke
parents:
diff changeset
227
a61af66fc99e Initial load
duke
parents:
diff changeset
228 // Pop the current frame and restore all the registers that we
a61af66fc99e Initial load
duke
parents:
diff changeset
229 // saved.
a61af66fc99e Initial load
duke
parents:
diff changeset
230 void RegisterSaver::restore_live_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
231
a61af66fc99e Initial load
duke
parents:
diff changeset
232 // Restore all the FP registers
1007
1ce3281a8e93 6880034: SIGBUS during deoptimisation at a safepoint on 64bit-SPARC
kvn
parents: 1006
diff changeset
233 for( int i=0; i<FloatRegisterImpl::number_of_registers; i+=2 ) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
234 __ ldf(FloatRegisterImpl::D, SP, d00_offset+i*sizeof(float)+STACK_BIAS, as_FloatRegister(i));
a61af66fc99e Initial load
duke
parents:
diff changeset
235 }
a61af66fc99e Initial load
duke
parents:
diff changeset
236
a61af66fc99e Initial load
duke
parents:
diff changeset
237 __ ldx(SP, ccr_offset+STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
238 __ wrccr (G1) ;
a61af66fc99e Initial load
duke
parents:
diff changeset
239
a61af66fc99e Initial load
duke
parents:
diff changeset
240 // Restore the G's
a61af66fc99e Initial load
duke
parents:
diff changeset
241 // Note that G2 (AKA GThread) must be saved and restored separately.
a61af66fc99e Initial load
duke
parents:
diff changeset
242 // TODO-FIXME: save and restore some of the other ASRs, viz., %asi and %gsr.
a61af66fc99e Initial load
duke
parents:
diff changeset
243
a61af66fc99e Initial load
duke
parents:
diff changeset
244 __ ldx(SP, g1_offset+STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
245 __ ldx(SP, g3_offset+STACK_BIAS, G3);
a61af66fc99e Initial load
duke
parents:
diff changeset
246 __ ldx(SP, g4_offset+STACK_BIAS, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
247 __ ldx(SP, g5_offset+STACK_BIAS, G5);
a61af66fc99e Initial load
duke
parents:
diff changeset
248
a61af66fc99e Initial load
duke
parents:
diff changeset
249
a61af66fc99e Initial load
duke
parents:
diff changeset
250 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
251 // Restore the 64-bit O's.
a61af66fc99e Initial load
duke
parents:
diff changeset
252 __ ldx(SP, o0_offset+STACK_BIAS, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
253 __ ldx(SP, o1_offset+STACK_BIAS, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
254 __ ldx(SP, o2_offset+STACK_BIAS, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
255 __ ldx(SP, o3_offset+STACK_BIAS, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
256 __ ldx(SP, o4_offset+STACK_BIAS, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
257 __ ldx(SP, o5_offset+STACK_BIAS, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
258
a61af66fc99e Initial load
duke
parents:
diff changeset
259 // And temporarily place them in TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
260
a61af66fc99e Initial load
duke
parents:
diff changeset
261 __ stx(O0, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
262 __ stx(O1, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
263 __ stx(O2, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
264 __ stx(O3, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
265 __ stx(O4, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
266 __ stx(O5, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
267 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
268
a61af66fc99e Initial load
duke
parents:
diff changeset
269 // Restore flags
a61af66fc99e Initial load
duke
parents:
diff changeset
270
a61af66fc99e Initial load
duke
parents:
diff changeset
271 __ ldxfsr(SP, fsr_offset+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
272
a61af66fc99e Initial load
duke
parents:
diff changeset
273 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
274
a61af66fc99e Initial load
duke
parents:
diff changeset
275 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
276 // Now reload the 64bit Oregs after we've restore the window.
a61af66fc99e Initial load
duke
parents:
diff changeset
277 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
278 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
279 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+2*8, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
280 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+3*8, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
281 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+4*8, O4);
a61af66fc99e Initial load
duke
parents:
diff changeset
282 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+5*8, O5);
a61af66fc99e Initial load
duke
parents:
diff changeset
283 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
284
a61af66fc99e Initial load
duke
parents:
diff changeset
285 }
a61af66fc99e Initial load
duke
parents:
diff changeset
286
a61af66fc99e Initial load
duke
parents:
diff changeset
287 // Pop the current frame and restore the registers that might be holding
a61af66fc99e Initial load
duke
parents:
diff changeset
288 // a result.
a61af66fc99e Initial load
duke
parents:
diff changeset
289 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
a61af66fc99e Initial load
duke
parents:
diff changeset
290
a61af66fc99e Initial load
duke
parents:
diff changeset
291 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
292 // 32bit build returns longs in G1
a61af66fc99e Initial load
duke
parents:
diff changeset
293 __ ldx(SP, g1_offset+STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
294
a61af66fc99e Initial load
duke
parents:
diff changeset
295 // Retrieve the 64-bit O's.
a61af66fc99e Initial load
duke
parents:
diff changeset
296 __ ldx(SP, o0_offset+STACK_BIAS, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
297 __ ldx(SP, o1_offset+STACK_BIAS, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
298 // and save to TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
299 __ stx(O0, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
300 __ stx(O1, G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8);
a61af66fc99e Initial load
duke
parents:
diff changeset
301 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
302
a61af66fc99e Initial load
duke
parents:
diff changeset
303 __ ldf(FloatRegisterImpl::D, SP, d00_offset+STACK_BIAS, as_FloatRegister(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
304
a61af66fc99e Initial load
duke
parents:
diff changeset
305 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
306
a61af66fc99e Initial load
duke
parents:
diff changeset
307 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
308 // Now reload the 64bit Oregs after we've restore the window.
a61af66fc99e Initial load
duke
parents:
diff changeset
309 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+0*8, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
310 __ ldx(G2_thread, JavaThread::o_reg_temps_offset_in_bytes()+1*8, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
311 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
312
a61af66fc99e Initial load
duke
parents:
diff changeset
313 }
a61af66fc99e Initial load
duke
parents:
diff changeset
314
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
315 // Is vector's size (in bytes) bigger than a size saved by default?
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
316 // 8 bytes FP registers are saved by default on SPARC.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
317 bool SharedRuntime::is_wide_vector(int size) {
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
318 // Note, MaxVectorSize == 8 on SPARC.
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
319 assert(size <= 8, err_msg_res("%d bytes vectors are not supported", size));
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
320 return size > 8;
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
321 }
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
322
0
a61af66fc99e Initial load
duke
parents:
diff changeset
323 // The java_calling_convention describes stack locations as ideal slots on
a61af66fc99e Initial load
duke
parents:
diff changeset
324 // a frame with no abi restrictions. Since we must observe abi restrictions
a61af66fc99e Initial load
duke
parents:
diff changeset
325 // (like the placement of the register window) the slots must be biased by
a61af66fc99e Initial load
duke
parents:
diff changeset
326 // the following value.
a61af66fc99e Initial load
duke
parents:
diff changeset
327 static int reg2offset(VMReg r) {
a61af66fc99e Initial load
duke
parents:
diff changeset
328 return (r->reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
329 }
a61af66fc99e Initial load
duke
parents:
diff changeset
330
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
331 static VMRegPair reg64_to_VMRegPair(Register r) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
332 VMRegPair ret;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
333 if (wordSize == 8) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
334 ret.set2(r->as_VMReg());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
335 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
336 ret.set_pair(r->successor()->as_VMReg(), r->as_VMReg());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
337 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
338 return ret;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
339 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
340
0
a61af66fc99e Initial load
duke
parents:
diff changeset
341 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
342 // Read the array of BasicTypes from a signature, and compute where the
a61af66fc99e Initial load
duke
parents:
diff changeset
343 // arguments should go. Values in the VMRegPair regs array refer to 4-byte (VMRegImpl::stack_slot_size)
a61af66fc99e Initial load
duke
parents:
diff changeset
344 // quantities. Values less than VMRegImpl::stack0 are registers, those above
a61af66fc99e Initial load
duke
parents:
diff changeset
345 // refer to 4-byte stack slots. All stack slots are based off of the window
a61af66fc99e Initial load
duke
parents:
diff changeset
346 // top. VMRegImpl::stack0 refers to the first slot past the 16-word window,
a61af66fc99e Initial load
duke
parents:
diff changeset
347 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher. Register
a61af66fc99e Initial load
duke
parents:
diff changeset
348 // values 0-63 (up to RegisterImpl::number_of_registers) are the 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
349 // integer registers. Values 64-95 are the (32-bit only) float registers.
a61af66fc99e Initial load
duke
parents:
diff changeset
350 // Each 32-bit quantity is given its own number, so the integer registers
a61af66fc99e Initial load
duke
parents:
diff changeset
351 // (in either 32- or 64-bit builds) use 2 numbers. For example, there is
a61af66fc99e Initial load
duke
parents:
diff changeset
352 // an O0-low and an O0-high. Essentially, all int register numbers are doubled.
a61af66fc99e Initial load
duke
parents:
diff changeset
353
a61af66fc99e Initial load
duke
parents:
diff changeset
354 // Register results are passed in O0-O5, for outgoing call arguments. To
a61af66fc99e Initial load
duke
parents:
diff changeset
355 // convert to incoming arguments, convert all O's to I's. The regs array
a61af66fc99e Initial load
duke
parents:
diff changeset
356 // refer to the low and hi 32-bit words of 64-bit registers or stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
357 // If the regs[].second() field is set to VMRegImpl::Bad(), it means it's unused (a
a61af66fc99e Initial load
duke
parents:
diff changeset
358 // 32-bit value was passed). If both are VMRegImpl::Bad(), it means no value was
a61af66fc99e Initial load
duke
parents:
diff changeset
359 // passed (used as a placeholder for the other half of longs and doubles in
a61af66fc99e Initial load
duke
parents:
diff changeset
360 // the 64-bit build). regs[].second() is either VMRegImpl::Bad() or regs[].second() is
a61af66fc99e Initial load
duke
parents:
diff changeset
361 // regs[].first()+1 (regs[].first() may be misaligned in the C calling convention).
a61af66fc99e Initial load
duke
parents:
diff changeset
362 // Sparc never passes a value in regs[].second() but not regs[].first() (regs[].first()
a61af66fc99e Initial load
duke
parents:
diff changeset
363 // == VMRegImpl::Bad() && regs[].second() != VMRegImpl::Bad()) nor unrelated values in the
a61af66fc99e Initial load
duke
parents:
diff changeset
364 // same VMRegPair.
a61af66fc99e Initial load
duke
parents:
diff changeset
365
a61af66fc99e Initial load
duke
parents:
diff changeset
366 // Note: the INPUTS in sig_bt are in units of Java argument words, which are
a61af66fc99e Initial load
duke
parents:
diff changeset
367 // either 32-bit or 64-bit depending on the build. The OUTPUTS are in 32-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
368 // units regardless of build.
a61af66fc99e Initial load
duke
parents:
diff changeset
369
a61af66fc99e Initial load
duke
parents:
diff changeset
370
a61af66fc99e Initial load
duke
parents:
diff changeset
371 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
372 // The compiled Java calling convention. The Java convention always passes
a61af66fc99e Initial load
duke
parents:
diff changeset
373 // 64-bit values in adjacent aligned locations (either registers or stack),
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
374 // floats in float registers and doubles in aligned float pairs. There is
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
375 // no backing varargs store for values in registers.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
376 // In the 32-bit build, longs are passed on the stack (cannot be
0
a61af66fc99e Initial load
duke
parents:
diff changeset
377 // passed in I's, because longs in I's get their heads chopped off at
a61af66fc99e Initial load
duke
parents:
diff changeset
378 // interrupt).
a61af66fc99e Initial load
duke
parents:
diff changeset
379 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
380 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
381 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
382 int is_outgoing) {
a61af66fc99e Initial load
duke
parents:
diff changeset
383 assert(F31->as_VMReg()->is_reg(), "overlapping stack/register numbers");
a61af66fc99e Initial load
duke
parents:
diff changeset
384
a61af66fc99e Initial load
duke
parents:
diff changeset
385 const int int_reg_max = SPARC_ARGS_IN_REGS_NUM;
a61af66fc99e Initial load
duke
parents:
diff changeset
386 const int flt_reg_max = 8;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
387
0
a61af66fc99e Initial load
duke
parents:
diff changeset
388 int int_reg = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
389 int flt_reg = 0;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
390 int slot = 0;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
391
0
a61af66fc99e Initial load
duke
parents:
diff changeset
392 for (int i = 0; i < total_args_passed; i++) {
a61af66fc99e Initial load
duke
parents:
diff changeset
393 switch (sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
394 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
395 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
396 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
397 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
398 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
399 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
400 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
401 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
402 case T_ADDRESS: // Used, e.g., in slow-path locking for the lock's stack address
a61af66fc99e Initial load
duke
parents:
diff changeset
403 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
404 if (int_reg < int_reg_max) {
a61af66fc99e Initial load
duke
parents:
diff changeset
405 Register r = is_outgoing ? as_oRegister(int_reg++) : as_iRegister(int_reg++);
a61af66fc99e Initial load
duke
parents:
diff changeset
406 regs[i].set1(r->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
407 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
408 regs[i].set1(VMRegImpl::stack2reg(slot++));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
409 }
a61af66fc99e Initial load
duke
parents:
diff changeset
410 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
411
a61af66fc99e Initial load
duke
parents:
diff changeset
412 #ifdef _LP64
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
413 case T_LONG:
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
414 assert(sig_bt[i+1] == T_VOID, "expecting VOID in other half");
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
415 // fall-through
0
a61af66fc99e Initial load
duke
parents:
diff changeset
416 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
417 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
418 case T_ADDRESS: // Used, e.g., in slow-path locking for the lock's stack address
a61af66fc99e Initial load
duke
parents:
diff changeset
419 if (int_reg < int_reg_max) {
a61af66fc99e Initial load
duke
parents:
diff changeset
420 Register r = is_outgoing ? as_oRegister(int_reg++) : as_iRegister(int_reg++);
a61af66fc99e Initial load
duke
parents:
diff changeset
421 regs[i].set2(r->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
422 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
423 slot = round_to(slot, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
424 regs[i].set2(VMRegImpl::stack2reg(slot));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
425 slot += 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
426 }
a61af66fc99e Initial load
duke
parents:
diff changeset
427 break;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
428 #else
0
a61af66fc99e Initial load
duke
parents:
diff changeset
429 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
430 assert(sig_bt[i+1] == T_VOID, "expecting VOID in other half");
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
431 // On 32-bit SPARC put longs always on the stack to keep the pressure off
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
432 // integer argument registers. They should be used for oops.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
433 slot = round_to(slot, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
434 regs[i].set2(VMRegImpl::stack2reg(slot));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
435 slot += 2;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
436 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
437 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
438
a61af66fc99e Initial load
duke
parents:
diff changeset
439 case T_FLOAT:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
440 if (flt_reg < flt_reg_max) {
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
441 FloatRegister r = as_FloatRegister(flt_reg++);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
442 regs[i].set1(r->as_VMReg());
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
443 } else {
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
444 regs[i].set1(VMRegImpl::stack2reg(slot++));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
445 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
446 break;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
447
0
a61af66fc99e Initial load
duke
parents:
diff changeset
448 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
449 assert(sig_bt[i+1] == T_VOID, "expecting half");
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
450 if (round_to(flt_reg, 2) + 1 < flt_reg_max) {
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
451 flt_reg = round_to(flt_reg, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
452 FloatRegister r = as_FloatRegister(flt_reg);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
453 regs[i].set2(r->as_VMReg());
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
454 flt_reg += 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
455 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
456 slot = round_to(slot, 2); // align
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
457 regs[i].set2(VMRegImpl::stack2reg(slot));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
458 slot += 2;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
459 }
a61af66fc99e Initial load
duke
parents:
diff changeset
460 break;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
461
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
462 case T_VOID:
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
463 regs[i].set_bad(); // Halves of longs & doubles
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
464 break;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
465
0
a61af66fc99e Initial load
duke
parents:
diff changeset
466 default:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
467 fatal(err_msg_res("unknown basic type %d", sig_bt[i]));
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
468 break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
469 }
a61af66fc99e Initial load
duke
parents:
diff changeset
470 }
a61af66fc99e Initial load
duke
parents:
diff changeset
471
a61af66fc99e Initial load
duke
parents:
diff changeset
472 // retun the amount of stack space these arguments will need.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
473 return slot;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
474 }
a61af66fc99e Initial load
duke
parents:
diff changeset
475
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
476 // Helper class mostly to avoid passing masm everywhere, and handle
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
477 // store displacement overflow logic.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
478 class AdapterGenerator {
a61af66fc99e Initial load
duke
parents:
diff changeset
479 MacroAssembler *masm;
a61af66fc99e Initial load
duke
parents:
diff changeset
480 Register Rdisp;
a61af66fc99e Initial load
duke
parents:
diff changeset
481 void set_Rdisp(Register r) { Rdisp = r; }
a61af66fc99e Initial load
duke
parents:
diff changeset
482
a61af66fc99e Initial load
duke
parents:
diff changeset
483 void patch_callers_callsite();
a61af66fc99e Initial load
duke
parents:
diff changeset
484
a61af66fc99e Initial load
duke
parents:
diff changeset
485 // base+st_off points to top of argument
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
486 int arg_offset(const int st_off) { return st_off; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
487 int next_arg_offset(const int st_off) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
488 return st_off - Interpreter::stackElementSize;
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
489 }
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
490
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
491 // Argument slot values may be loaded first into a register because
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
492 // they might not fit into displacement.
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
493 RegisterOrConstant arg_slot(const int st_off);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
494 RegisterOrConstant next_arg_slot(const int st_off);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
495
0
a61af66fc99e Initial load
duke
parents:
diff changeset
496 // Stores long into offset pointed to by base
a61af66fc99e Initial load
duke
parents:
diff changeset
497 void store_c2i_long(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
498 const int st_off, bool is_stack);
a61af66fc99e Initial load
duke
parents:
diff changeset
499 void store_c2i_object(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
500 const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
501 void store_c2i_int(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
502 const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
503 void store_c2i_double(VMReg r_2,
a61af66fc99e Initial load
duke
parents:
diff changeset
504 VMReg r_1, Register base, const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
505 void store_c2i_float(FloatRegister f, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
506 const int st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
507
a61af66fc99e Initial load
duke
parents:
diff changeset
508 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
509 void gen_c2i_adapter(int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
510 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
511 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
512 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
513 const VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
514 Label& skip_fixup);
a61af66fc99e Initial load
duke
parents:
diff changeset
515 void gen_i2c_adapter(int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
516 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
517 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
518 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
519 const VMRegPair *regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
520
a61af66fc99e Initial load
duke
parents:
diff changeset
521 AdapterGenerator(MacroAssembler *_masm) : masm(_masm) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
522 };
a61af66fc99e Initial load
duke
parents:
diff changeset
523
a61af66fc99e Initial load
duke
parents:
diff changeset
524
a61af66fc99e Initial load
duke
parents:
diff changeset
525 // Patch the callers callsite with entry to compiled code if it exists.
a61af66fc99e Initial load
duke
parents:
diff changeset
526 void AdapterGenerator::patch_callers_callsite() {
a61af66fc99e Initial load
duke
parents:
diff changeset
527 Label L;
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
528 __ ld_ptr(G5_method, in_bytes(Method::code_offset()), G3_scratch);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
529 __ br_null(G3_scratch, false, Assembler::pt, L);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
530 __ delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
531 // Call into the VM to patch the caller, then jump to compiled callee
a61af66fc99e Initial load
duke
parents:
diff changeset
532 __ save_frame(4); // Args in compiled layout; do not blow them
a61af66fc99e Initial load
duke
parents:
diff changeset
533
a61af66fc99e Initial load
duke
parents:
diff changeset
534 // Must save all the live Gregs the list is:
a61af66fc99e Initial load
duke
parents:
diff changeset
535 // G1: 1st Long arg (32bit build)
a61af66fc99e Initial load
duke
parents:
diff changeset
536 // G2: global allocated to TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
537 // G3: used in inline cache check (scratch)
a61af66fc99e Initial load
duke
parents:
diff changeset
538 // G4: 2nd Long arg (32bit build);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
539 // G5: used in inline cache check (Method*)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
540
a61af66fc99e Initial load
duke
parents:
diff changeset
541 // The longs must go to the stack by hand since in the 32 bit build they can be trashed by window ops.
a61af66fc99e Initial load
duke
parents:
diff changeset
542
a61af66fc99e Initial load
duke
parents:
diff changeset
543 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
544 // mov(s,d)
a61af66fc99e Initial load
duke
parents:
diff changeset
545 __ mov(G1, L1);
a61af66fc99e Initial load
duke
parents:
diff changeset
546 __ mov(G4, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
547 __ mov(G5_method, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
548 __ mov(G5_method, O0); // VM needs target method
a61af66fc99e Initial load
duke
parents:
diff changeset
549 __ mov(I7, O1); // VM needs caller's callsite
a61af66fc99e Initial load
duke
parents:
diff changeset
550 // Must be a leaf call...
a61af66fc99e Initial load
duke
parents:
diff changeset
551 // can be very far once the blob has been relocated
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
552 AddressLiteral dest(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
553 __ relocate(relocInfo::runtime_call_type);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
554 __ jumpl_to(dest, O7, O7);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
555 __ delayed()->mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
556 __ mov(L7_thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
557 __ mov(L1, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
558 __ mov(L4, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
559 __ mov(L5, G5_method);
a61af66fc99e Initial load
duke
parents:
diff changeset
560 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
561 __ stx(G1, FP, -8 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
562 __ stx(G4, FP, -16 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
563 __ mov(G5_method, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
564 __ mov(G5_method, O0); // VM needs target method
a61af66fc99e Initial load
duke
parents:
diff changeset
565 __ mov(I7, O1); // VM needs caller's callsite
a61af66fc99e Initial load
duke
parents:
diff changeset
566 // Must be a leaf call...
a61af66fc99e Initial load
duke
parents:
diff changeset
567 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
568 __ delayed()->mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
569 __ mov(L7_thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
570 __ ldx(FP, -8 + STACK_BIAS, G1);
a61af66fc99e Initial load
duke
parents:
diff changeset
571 __ ldx(FP, -16 + STACK_BIAS, G4);
a61af66fc99e Initial load
duke
parents:
diff changeset
572 __ mov(L5, G5_method);
a61af66fc99e Initial load
duke
parents:
diff changeset
573 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
574
a61af66fc99e Initial load
duke
parents:
diff changeset
575 __ restore(); // Restore args
a61af66fc99e Initial load
duke
parents:
diff changeset
576 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
577 }
a61af66fc99e Initial load
duke
parents:
diff changeset
578
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
579
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
580 RegisterOrConstant AdapterGenerator::arg_slot(const int st_off) {
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
581 RegisterOrConstant roc(arg_offset(st_off));
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
582 return __ ensure_simm13_or_reg(roc, Rdisp);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
583 }
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
584
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
585 RegisterOrConstant AdapterGenerator::next_arg_slot(const int st_off) {
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
586 RegisterOrConstant roc(next_arg_offset(st_off));
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
587 return __ ensure_simm13_or_reg(roc, Rdisp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
588 }
a61af66fc99e Initial load
duke
parents:
diff changeset
589
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
590
0
a61af66fc99e Initial load
duke
parents:
diff changeset
591 // Stores long into offset pointed to by base
a61af66fc99e Initial load
duke
parents:
diff changeset
592 void AdapterGenerator::store_c2i_long(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
593 const int st_off, bool is_stack) {
a61af66fc99e Initial load
duke
parents:
diff changeset
594 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
595 // In V9, longs are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
596 // data is passed in only 1 slot.
a61af66fc99e Initial load
duke
parents:
diff changeset
597 __ stx(r, base, next_arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
598 #else
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 116
diff changeset
599 #ifdef COMPILER2
0
a61af66fc99e Initial load
duke
parents:
diff changeset
600 // Misaligned store of 64-bit data
a61af66fc99e Initial load
duke
parents:
diff changeset
601 __ stw(r, base, arg_slot(st_off)); // lo bits
a61af66fc99e Initial load
duke
parents:
diff changeset
602 __ srlx(r, 32, r);
a61af66fc99e Initial load
duke
parents:
diff changeset
603 __ stw(r, base, next_arg_slot(st_off)); // hi bits
a61af66fc99e Initial load
duke
parents:
diff changeset
604 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
605 if (is_stack) {
a61af66fc99e Initial load
duke
parents:
diff changeset
606 // Misaligned store of 64-bit data
a61af66fc99e Initial load
duke
parents:
diff changeset
607 __ stw(r, base, arg_slot(st_off)); // lo bits
a61af66fc99e Initial load
duke
parents:
diff changeset
608 __ srlx(r, 32, r);
a61af66fc99e Initial load
duke
parents:
diff changeset
609 __ stw(r, base, next_arg_slot(st_off)); // hi bits
a61af66fc99e Initial load
duke
parents:
diff changeset
610 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
611 __ stw(r->successor(), base, arg_slot(st_off) ); // lo bits
a61af66fc99e Initial load
duke
parents:
diff changeset
612 __ stw(r , base, next_arg_slot(st_off)); // hi bits
a61af66fc99e Initial load
duke
parents:
diff changeset
613 }
a61af66fc99e Initial load
duke
parents:
diff changeset
614 #endif // COMPILER2
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 116
diff changeset
615 #endif // _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
616 }
a61af66fc99e Initial load
duke
parents:
diff changeset
617
a61af66fc99e Initial load
duke
parents:
diff changeset
618 void AdapterGenerator::store_c2i_object(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
619 const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
620 __ st_ptr (r, base, arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
621 }
a61af66fc99e Initial load
duke
parents:
diff changeset
622
a61af66fc99e Initial load
duke
parents:
diff changeset
623 void AdapterGenerator::store_c2i_int(Register r, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
624 const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
625 __ st (r, base, arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
626 }
a61af66fc99e Initial load
duke
parents:
diff changeset
627
a61af66fc99e Initial load
duke
parents:
diff changeset
628 // Stores into offset pointed to by base
a61af66fc99e Initial load
duke
parents:
diff changeset
629 void AdapterGenerator::store_c2i_double(VMReg r_2,
a61af66fc99e Initial load
duke
parents:
diff changeset
630 VMReg r_1, Register base, const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
631 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
632 // In V9, doubles are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
633 // data is passed in only 1 slot.
a61af66fc99e Initial load
duke
parents:
diff changeset
634 __ stf(FloatRegisterImpl::D, r_1->as_FloatRegister(), base, next_arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
635 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
636 // Need to marshal 64-bit value from misaligned Lesp loads
a61af66fc99e Initial load
duke
parents:
diff changeset
637 __ stf(FloatRegisterImpl::S, r_1->as_FloatRegister(), base, next_arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
638 __ stf(FloatRegisterImpl::S, r_2->as_FloatRegister(), base, arg_slot(st_off) );
a61af66fc99e Initial load
duke
parents:
diff changeset
639 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
640 }
a61af66fc99e Initial load
duke
parents:
diff changeset
641
a61af66fc99e Initial load
duke
parents:
diff changeset
642 void AdapterGenerator::store_c2i_float(FloatRegister f, Register base,
a61af66fc99e Initial load
duke
parents:
diff changeset
643 const int st_off) {
a61af66fc99e Initial load
duke
parents:
diff changeset
644 __ stf(FloatRegisterImpl::S, f, base, arg_slot(st_off));
a61af66fc99e Initial load
duke
parents:
diff changeset
645 }
a61af66fc99e Initial load
duke
parents:
diff changeset
646
a61af66fc99e Initial load
duke
parents:
diff changeset
647 void AdapterGenerator::gen_c2i_adapter(
a61af66fc99e Initial load
duke
parents:
diff changeset
648 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
649 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
650 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
651 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
652 const VMRegPair *regs,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
653 Label& L_skip_fixup) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
654
a61af66fc99e Initial load
duke
parents:
diff changeset
655 // Before we get into the guts of the C2I adapter, see if we should be here
a61af66fc99e Initial load
duke
parents:
diff changeset
656 // at all. We've come from compiled code and are attempting to jump to the
a61af66fc99e Initial load
duke
parents:
diff changeset
657 // interpreter, which means the caller made a static call to get here
a61af66fc99e Initial load
duke
parents:
diff changeset
658 // (vcalls always get a compiled target if there is one). Check for a
a61af66fc99e Initial load
duke
parents:
diff changeset
659 // compiled target. If there is one, we need to patch the caller's call.
a61af66fc99e Initial load
duke
parents:
diff changeset
660 // However we will run interpreted if we come thru here. The next pass
a61af66fc99e Initial load
duke
parents:
diff changeset
661 // thru the call site will run compiled. If we ran compiled here then
a61af66fc99e Initial load
duke
parents:
diff changeset
662 // we can (theorectically) do endless i2c->c2i->i2c transitions during
a61af66fc99e Initial load
duke
parents:
diff changeset
663 // deopt/uncommon trap cycles. If we always go interpreted here then
a61af66fc99e Initial load
duke
parents:
diff changeset
664 // we can have at most one and don't need to play any tricks to keep
a61af66fc99e Initial load
duke
parents:
diff changeset
665 // from endlessly growing the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
666 //
a61af66fc99e Initial load
duke
parents:
diff changeset
667 // Actually if we detected that we had an i2c->c2i transition here we
a61af66fc99e Initial load
duke
parents:
diff changeset
668 // ought to be able to reset the world back to the state of the interpreted
a61af66fc99e Initial load
duke
parents:
diff changeset
669 // call and not bother building another interpreter arg area. We don't
a61af66fc99e Initial load
duke
parents:
diff changeset
670 // do that at this point.
a61af66fc99e Initial load
duke
parents:
diff changeset
671
a61af66fc99e Initial load
duke
parents:
diff changeset
672 patch_callers_callsite();
a61af66fc99e Initial load
duke
parents:
diff changeset
673
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
674 __ bind(L_skip_fixup);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
675
a61af66fc99e Initial load
duke
parents:
diff changeset
676 // Since all args are passed on the stack, total_args_passed*wordSize is the
a61af66fc99e Initial load
duke
parents:
diff changeset
677 // space we need. Add in varargs area needed by the interpreter. Round up
a61af66fc99e Initial load
duke
parents:
diff changeset
678 // to stack alignment.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
679 const int arg_size = total_args_passed * Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
680 const int varargs_area =
a61af66fc99e Initial load
duke
parents:
diff changeset
681 (frame::varargs_offset - frame::register_save_words)*wordSize;
a61af66fc99e Initial load
duke
parents:
diff changeset
682 const int extraspace = round_to(arg_size + varargs_area, 2*wordSize);
a61af66fc99e Initial load
duke
parents:
diff changeset
683
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
684 const int bias = STACK_BIAS;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
685 const int interp_arg_offset = frame::varargs_offset*wordSize +
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
686 (total_args_passed-1)*Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
687
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
688 const Register base = SP;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
689
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
690 // Make some extra space on the stack.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
691 __ sub(SP, __ ensure_simm13_or_reg(extraspace, G3_scratch), SP);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
692 set_Rdisp(G3_scratch);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
693
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
694 // Write the args into the outgoing interpreter space.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
695 for (int i = 0; i < total_args_passed; i++) {
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
696 const int st_off = interp_arg_offset - (i*Interpreter::stackElementSize) + bias;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
697 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
698 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
699 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
700 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
701 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
702 }
a61af66fc99e Initial load
duke
parents:
diff changeset
703 if (r_1->is_stack()) { // Pretend stack targets are loaded into G1
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
704 RegisterOrConstant ld_off = reg2offset(r_1) + extraspace + bias;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
705 ld_off = __ ensure_simm13_or_reg(ld_off, Rdisp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
706 r_1 = G1_scratch->as_VMReg();// as part of the load/store shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
707 if (!r_2->is_valid()) __ ld (base, ld_off, G1_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
708 else __ ldx(base, ld_off, G1_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
709 }
a61af66fc99e Initial load
duke
parents:
diff changeset
710
a61af66fc99e Initial load
duke
parents:
diff changeset
711 if (r_1->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
712 Register r = r_1->as_Register()->after_restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
713 if (sig_bt[i] == T_OBJECT || sig_bt[i] == T_ARRAY) {
a61af66fc99e Initial load
duke
parents:
diff changeset
714 store_c2i_object(r, base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
715 } else if (sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
716 store_c2i_long(r, base, st_off, r_2->is_stack());
a61af66fc99e Initial load
duke
parents:
diff changeset
717 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
718 store_c2i_int(r, base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
719 }
a61af66fc99e Initial load
duke
parents:
diff changeset
720 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
721 assert(r_1->is_FloatRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
722 if (sig_bt[i] == T_FLOAT) {
a61af66fc99e Initial load
duke
parents:
diff changeset
723 store_c2i_float(r_1->as_FloatRegister(), base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
724 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
725 assert(sig_bt[i] == T_DOUBLE, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
726 store_c2i_double(r_2, r_1, base, st_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
727 }
a61af66fc99e Initial load
duke
parents:
diff changeset
728 }
a61af66fc99e Initial load
duke
parents:
diff changeset
729 }
a61af66fc99e Initial load
duke
parents:
diff changeset
730
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
731 // Load the interpreter entry point.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
732 __ ld_ptr(G5_method, in_bytes(Method::interpreter_entry_offset()), G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
733
a61af66fc99e Initial load
duke
parents:
diff changeset
734 // Pass O5_savedSP as an argument to the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
735 // The interpreter will restore SP to this value before returning.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
736 __ add(SP, __ ensure_simm13_or_reg(extraspace, G1), O5_savedSP);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
737
a61af66fc99e Initial load
duke
parents:
diff changeset
738 __ mov((frame::varargs_offset)*wordSize -
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
739 1*Interpreter::stackElementSize+bias+BytesPerWord, G1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
740 // Jump to the interpreter just as if interpreter was doing it.
a61af66fc99e Initial load
duke
parents:
diff changeset
741 __ jmpl(G3_scratch, 0, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
742 // Setup Lesp for the call. Cannot actually set Lesp as the current Lesp
a61af66fc99e Initial load
duke
parents:
diff changeset
743 // (really L0) is in use by the compiled frame as a generic temp. However,
a61af66fc99e Initial load
duke
parents:
diff changeset
744 // the interpreter does not know where its args are without some kind of
a61af66fc99e Initial load
duke
parents:
diff changeset
745 // arg pointer being passed in. Pass it in Gargs.
a61af66fc99e Initial load
duke
parents:
diff changeset
746 __ delayed()->add(SP, G1, Gargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
747 }
a61af66fc99e Initial load
duke
parents:
diff changeset
748
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
749 static void range_check(MacroAssembler* masm, Register pc_reg, Register temp_reg, Register temp2_reg,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
750 address code_start, address code_end,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
751 Label& L_ok) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
752 Label L_fail;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
753 __ set(ExternalAddress(code_start), temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
754 __ set(pointer_delta(code_end, code_start, 1), temp2_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
755 __ cmp(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
756 __ brx(Assembler::lessEqualUnsigned, false, Assembler::pn, L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
757 __ delayed()->add(temp_reg, temp2_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
758 __ cmp(pc_reg, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
759 __ cmp_and_brx_short(pc_reg, temp_reg, Assembler::lessUnsigned, Assembler::pt, L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
760 __ bind(L_fail);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
761 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
762
0
a61af66fc99e Initial load
duke
parents:
diff changeset
763 void AdapterGenerator::gen_i2c_adapter(
a61af66fc99e Initial load
duke
parents:
diff changeset
764 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
765 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
766 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
767 const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
768 const VMRegPair *regs) {
a61af66fc99e Initial load
duke
parents:
diff changeset
769
a61af66fc99e Initial load
duke
parents:
diff changeset
770 // Generate an I2C adapter: adjust the I-frame to make space for the C-frame
a61af66fc99e Initial load
duke
parents:
diff changeset
771 // layout. Lesp was saved by the calling I-frame and will be restored on
a61af66fc99e Initial load
duke
parents:
diff changeset
772 // return. Meanwhile, outgoing arg space is all owned by the callee
a61af66fc99e Initial load
duke
parents:
diff changeset
773 // C-frame, so we can mangle it at will. After adjusting the frame size,
a61af66fc99e Initial load
duke
parents:
diff changeset
774 // hoist register arguments and repack other args according to the compiled
a61af66fc99e Initial load
duke
parents:
diff changeset
775 // code convention. Finally, end in a jump to the compiled code. The entry
a61af66fc99e Initial load
duke
parents:
diff changeset
776 // point address is the start of the buffer.
a61af66fc99e Initial load
duke
parents:
diff changeset
777
a61af66fc99e Initial load
duke
parents:
diff changeset
778 // We will only enter here from an interpreted frame and never from after
a61af66fc99e Initial load
duke
parents:
diff changeset
779 // passing thru a c2i. Azul allowed this but we do not. If we lose the
a61af66fc99e Initial load
duke
parents:
diff changeset
780 // race and use a c2i we will remain interpreted for the race loser(s).
a61af66fc99e Initial load
duke
parents:
diff changeset
781 // This removes all sorts of headaches on the x86 side and also eliminates
a61af66fc99e Initial load
duke
parents:
diff changeset
782 // the possibility of having c2i -> i2c -> c2i -> ... endless transitions.
a61af66fc99e Initial load
duke
parents:
diff changeset
783
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
784 // More detail:
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
785 // Adapters can be frameless because they do not require the caller
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
786 // to perform additional cleanup work, such as correcting the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
787 // An i2c adapter is frameless because the *caller* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
788 // routinely repairs its own stack pointer (from interpreter_frame_last_sp),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
789 // even if a callee has modified the stack pointer.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
790 // A c2i adapter is frameless because the *callee* frame, which is interpreted,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
791 // routinely repairs its caller's stack pointer (from sender_sp, which is set
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
792 // up via the senderSP register).
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
793 // In other words, if *either* the caller or callee is interpreted, we can
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
794 // get the stack pointer repaired after a call.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
795 // This is why c2i and i2c adapters cannot be indefinitely composed.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
796 // In particular, if a c2i adapter were to somehow call an i2c adapter,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
797 // both caller and callee would be compiled methods, and neither would
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
798 // clean up the stack pointer changes performed by the two adapters.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
799 // If this happens, control eventually transfers back to the compiled
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
800 // caller, but with an uncorrected stack, causing delayed havoc.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
801
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
802 if (VerifyAdapterCalls &&
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
803 (Interpreter::code() != NULL || StubRoutines::code1() != NULL)) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
804 // So, let's test for cascading c2i/i2c adapters right now.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
805 // assert(Interpreter::contains($return_addr) ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
806 // StubRoutines::contains($return_addr),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
807 // "i2c adapter must return to an interpreter frame");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
808 __ block_comment("verify_i2c { ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
809 Label L_ok;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
810 if (Interpreter::code() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
811 range_check(masm, O7, O0, O1,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
812 Interpreter::code()->code_start(), Interpreter::code()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
813 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
814 if (StubRoutines::code1() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
815 range_check(masm, O7, O0, O1,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
816 StubRoutines::code1()->code_begin(), StubRoutines::code1()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
817 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
818 if (StubRoutines::code2() != NULL)
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
819 range_check(masm, O7, O0, O1,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
820 StubRoutines::code2()->code_begin(), StubRoutines::code2()->code_end(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
821 L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
822 const char* msg = "i2c adapter must return to an interpreter frame";
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
823 __ block_comment(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
824 __ stop(msg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
825 __ bind(L_ok);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
826 __ block_comment("} verify_i2ce ");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
827 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
828
0
a61af66fc99e Initial load
duke
parents:
diff changeset
829 // As you can see from the list of inputs & outputs there are not a lot
a61af66fc99e Initial load
duke
parents:
diff changeset
830 // of temp registers to work with: mostly G1, G3 & G4.
a61af66fc99e Initial load
duke
parents:
diff changeset
831
a61af66fc99e Initial load
duke
parents:
diff changeset
832 // Inputs:
a61af66fc99e Initial load
duke
parents:
diff changeset
833 // G2_thread - TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
834 // G5_method - Method oop
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
835 // G4 (Gargs) - Pointer to interpreter's args
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
836 // O0..O4 - free for scratch
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
837 // O5_savedSP - Caller's saved SP, to be restored if needed
0
a61af66fc99e Initial load
duke
parents:
diff changeset
838 // O6 - Current SP!
a61af66fc99e Initial load
duke
parents:
diff changeset
839 // O7 - Valid return address
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
840 // L0-L7, I0-I7 - Caller's temps (no frame pushed yet)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
841
a61af66fc99e Initial load
duke
parents:
diff changeset
842 // Outputs:
a61af66fc99e Initial load
duke
parents:
diff changeset
843 // G2_thread - TLS
a61af66fc99e Initial load
duke
parents:
diff changeset
844 // O0-O5 - Outgoing args in compiled layout
a61af66fc99e Initial load
duke
parents:
diff changeset
845 // O6 - Adjusted or restored SP
a61af66fc99e Initial load
duke
parents:
diff changeset
846 // O7 - Valid return address
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1506
diff changeset
847 // L0-L7, I0-I7 - Caller's temps (no frame pushed yet)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
848 // F0-F7 - more outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
849
a61af66fc99e Initial load
duke
parents:
diff changeset
850
710
e5b0439ef4ae 6655638: dynamic languages need method handles
jrose
parents: 610
diff changeset
851 // Gargs is the incoming argument base, and also an outgoing argument.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
852 __ sub(Gargs, BytesPerWord, Gargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
853
a61af66fc99e Initial load
duke
parents:
diff changeset
854 // ON ENTRY TO THE CODE WE ARE MAKING, WE HAVE AN INTERPRETED FRAME
a61af66fc99e Initial load
duke
parents:
diff changeset
855 // WITH O7 HOLDING A VALID RETURN PC
a61af66fc99e Initial load
duke
parents:
diff changeset
856 //
a61af66fc99e Initial load
duke
parents:
diff changeset
857 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
858 // : java stack :
a61af66fc99e Initial load
duke
parents:
diff changeset
859 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
860 // +--------------+ <--- start of outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
861 // | receiver | |
a61af66fc99e Initial load
duke
parents:
diff changeset
862 // : rest of args : |---size is java-arg-words
a61af66fc99e Initial load
duke
parents:
diff changeset
863 // | | |
a61af66fc99e Initial load
duke
parents:
diff changeset
864 // +--------------+ <--- O4_args (misaligned) and Lesp if prior is not C2I
a61af66fc99e Initial load
duke
parents:
diff changeset
865 // | | |
a61af66fc99e Initial load
duke
parents:
diff changeset
866 // : unused : |---Space for max Java stack, plus stack alignment
a61af66fc99e Initial load
duke
parents:
diff changeset
867 // | | |
a61af66fc99e Initial load
duke
parents:
diff changeset
868 // +--------------+ <--- SP + 16*wordsize
a61af66fc99e Initial load
duke
parents:
diff changeset
869 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
870 // : window :
a61af66fc99e Initial load
duke
parents:
diff changeset
871 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
872 // +--------------+ <--- SP
a61af66fc99e Initial load
duke
parents:
diff changeset
873
a61af66fc99e Initial load
duke
parents:
diff changeset
874 // WE REPACK THE STACK. We use the common calling convention layout as
a61af66fc99e Initial load
duke
parents:
diff changeset
875 // discovered by calling SharedRuntime::calling_convention. We assume it
a61af66fc99e Initial load
duke
parents:
diff changeset
876 // causes an arbitrary shuffle of memory, which may require some register
a61af66fc99e Initial load
duke
parents:
diff changeset
877 // temps to do the shuffle. We hope for (and optimize for) the case where
a61af66fc99e Initial load
duke
parents:
diff changeset
878 // temps are not needed. We may have to resize the stack slightly, in case
a61af66fc99e Initial load
duke
parents:
diff changeset
879 // we need alignment padding (32-bit interpreter can pass longs & doubles
a61af66fc99e Initial load
duke
parents:
diff changeset
880 // misaligned, but the compilers expect them aligned).
a61af66fc99e Initial load
duke
parents:
diff changeset
881 //
a61af66fc99e Initial load
duke
parents:
diff changeset
882 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
883 // : java stack :
a61af66fc99e Initial load
duke
parents:
diff changeset
884 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
885 // +--------------+ <--- start of outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
886 // | pad, align | |
a61af66fc99e Initial load
duke
parents:
diff changeset
887 // +--------------+ |
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
888 // | ints, longs, | |
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
889 // | floats, | |---Outgoing stack args.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
890 // : doubles : | First few args in registers.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
891 // | | |
0
a61af66fc99e Initial load
duke
parents:
diff changeset
892 // +--------------+ <--- SP' + 16*wordsize
a61af66fc99e Initial load
duke
parents:
diff changeset
893 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
894 // : window :
a61af66fc99e Initial load
duke
parents:
diff changeset
895 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
896 // +--------------+ <--- SP'
a61af66fc99e Initial load
duke
parents:
diff changeset
897
a61af66fc99e Initial load
duke
parents:
diff changeset
898 // ON EXIT FROM THE CODE WE ARE MAKING, WE STILL HAVE AN INTERPRETED FRAME
a61af66fc99e Initial load
duke
parents:
diff changeset
899 // WITH O7 HOLDING A VALID RETURN PC - ITS JUST THAT THE ARGS ARE NOW SETUP
a61af66fc99e Initial load
duke
parents:
diff changeset
900 // FOR COMPILED CODE AND THE FRAME SLIGHTLY GROWN.
a61af66fc99e Initial load
duke
parents:
diff changeset
901
a61af66fc99e Initial load
duke
parents:
diff changeset
902 // Cut-out for having no stack args. Since up to 6 args are passed
a61af66fc99e Initial load
duke
parents:
diff changeset
903 // in registers, we will commonly have no stack args.
a61af66fc99e Initial load
duke
parents:
diff changeset
904 if (comp_args_on_stack > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
905 // Convert VMReg stack slots to words.
a61af66fc99e Initial load
duke
parents:
diff changeset
906 int comp_words_on_stack = round_to(comp_args_on_stack*VMRegImpl::stack_slot_size, wordSize)>>LogBytesPerWord;
a61af66fc99e Initial load
duke
parents:
diff changeset
907 // Round up to miminum stack alignment, in wordSize
a61af66fc99e Initial load
duke
parents:
diff changeset
908 comp_words_on_stack = round_to(comp_words_on_stack, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
909 // Now compute the distance from Lesp to SP. This calculation does not
a61af66fc99e Initial load
duke
parents:
diff changeset
910 // include the space for total_args_passed because Lesp has not yet popped
a61af66fc99e Initial load
duke
parents:
diff changeset
911 // the arguments.
a61af66fc99e Initial load
duke
parents:
diff changeset
912 __ sub(SP, (comp_words_on_stack)*wordSize, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
913 }
a61af66fc99e Initial load
duke
parents:
diff changeset
914
a61af66fc99e Initial load
duke
parents:
diff changeset
915 // Now generate the shuffle code. Pick up all register args and move the
a61af66fc99e Initial load
duke
parents:
diff changeset
916 // rest through G1_scratch.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
917 for (int i = 0; i < total_args_passed; i++) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
918 if (sig_bt[i] == T_VOID) {
a61af66fc99e Initial load
duke
parents:
diff changeset
919 // Longs and doubles are passed in native word order, but misaligned
a61af66fc99e Initial load
duke
parents:
diff changeset
920 // in the 32-bit build.
a61af66fc99e Initial load
duke
parents:
diff changeset
921 assert(i > 0 && (sig_bt[i-1] == T_LONG || sig_bt[i-1] == T_DOUBLE), "missing half");
a61af66fc99e Initial load
duke
parents:
diff changeset
922 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
923 }
a61af66fc99e Initial load
duke
parents:
diff changeset
924
a61af66fc99e Initial load
duke
parents:
diff changeset
925 // Pick up 0, 1 or 2 words from Lesp+offset. Assume mis-aligned in the
a61af66fc99e Initial load
duke
parents:
diff changeset
926 // 32-bit build and aligned in the 64-bit build. Look for the obvious
a61af66fc99e Initial load
duke
parents:
diff changeset
927 // ldx/lddf optimizations.
a61af66fc99e Initial load
duke
parents:
diff changeset
928
a61af66fc99e Initial load
duke
parents:
diff changeset
929 // Load in argument order going down.
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
930 const int ld_off = (total_args_passed-i)*Interpreter::stackElementSize;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
931 set_Rdisp(G1_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
932
a61af66fc99e Initial load
duke
parents:
diff changeset
933 VMReg r_1 = regs[i].first();
a61af66fc99e Initial load
duke
parents:
diff changeset
934 VMReg r_2 = regs[i].second();
a61af66fc99e Initial load
duke
parents:
diff changeset
935 if (!r_1->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
936 assert(!r_2->is_valid(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
937 continue;
a61af66fc99e Initial load
duke
parents:
diff changeset
938 }
a61af66fc99e Initial load
duke
parents:
diff changeset
939 if (r_1->is_stack()) { // Pretend stack targets are loaded into F8/F9
a61af66fc99e Initial load
duke
parents:
diff changeset
940 r_1 = F8->as_VMReg(); // as part of the load/store shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
941 if (r_2->is_valid()) r_2 = r_1->next();
a61af66fc99e Initial load
duke
parents:
diff changeset
942 }
a61af66fc99e Initial load
duke
parents:
diff changeset
943 if (r_1->is_Register()) { // Register argument
a61af66fc99e Initial load
duke
parents:
diff changeset
944 Register r = r_1->as_Register()->after_restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
945 if (!r_2->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
946 __ ld(Gargs, arg_slot(ld_off), r);
a61af66fc99e Initial load
duke
parents:
diff changeset
947 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
948 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
949 // In V9, longs are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
950 // data is passed in only 1 slot.
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
951 RegisterOrConstant slot = (sig_bt[i] == T_LONG) ?
0
a61af66fc99e Initial load
duke
parents:
diff changeset
952 next_arg_slot(ld_off) : arg_slot(ld_off);
a61af66fc99e Initial load
duke
parents:
diff changeset
953 __ ldx(Gargs, slot, r);
a61af66fc99e Initial load
duke
parents:
diff changeset
954 #else
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
955 fatal("longs should be on stack");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
956 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
957 }
a61af66fc99e Initial load
duke
parents:
diff changeset
958 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
959 assert(r_1->is_FloatRegister(), "");
a61af66fc99e Initial load
duke
parents:
diff changeset
960 if (!r_2->is_valid()) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
961 __ ldf(FloatRegisterImpl::S, Gargs, arg_slot(ld_off), r_1->as_FloatRegister());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
962 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
963 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
964 // In V9, doubles are given 2 64-bit slots in the interpreter, but the
a61af66fc99e Initial load
duke
parents:
diff changeset
965 // data is passed in only 1 slot. This code also handles longs that
a61af66fc99e Initial load
duke
parents:
diff changeset
966 // are passed on the stack, but need a stack-to-stack move through a
a61af66fc99e Initial load
duke
parents:
diff changeset
967 // spare float register.
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
968 RegisterOrConstant slot = (sig_bt[i] == T_LONG || sig_bt[i] == T_DOUBLE) ?
0
a61af66fc99e Initial load
duke
parents:
diff changeset
969 next_arg_slot(ld_off) : arg_slot(ld_off);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
970 __ ldf(FloatRegisterImpl::D, Gargs, slot, r_1->as_FloatRegister());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
971 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
972 // Need to marshal 64-bit value from misaligned Lesp loads
a61af66fc99e Initial load
duke
parents:
diff changeset
973 __ ldf(FloatRegisterImpl::S, Gargs, next_arg_slot(ld_off), r_1->as_FloatRegister());
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
974 __ ldf(FloatRegisterImpl::S, Gargs, arg_slot(ld_off), r_2->as_FloatRegister());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
975 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
976 }
a61af66fc99e Initial load
duke
parents:
diff changeset
977 }
a61af66fc99e Initial load
duke
parents:
diff changeset
978 // Was the argument really intended to be on the stack, but was loaded
a61af66fc99e Initial load
duke
parents:
diff changeset
979 // into F8/F9?
a61af66fc99e Initial load
duke
parents:
diff changeset
980 if (regs[i].first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
981 assert(r_1->as_FloatRegister() == F8, "fix this code");
a61af66fc99e Initial load
duke
parents:
diff changeset
982 // Convert stack slot to an SP offset
a61af66fc99e Initial load
duke
parents:
diff changeset
983 int st_off = reg2offset(regs[i].first()) + STACK_BIAS;
a61af66fc99e Initial load
duke
parents:
diff changeset
984 // Store down the shuffled stack word. Target address _is_ aligned.
1006
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
985 RegisterOrConstant slot = __ ensure_simm13_or_reg(st_off, Rdisp);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
986 if (!r_2->is_valid()) __ stf(FloatRegisterImpl::S, r_1->as_FloatRegister(), SP, slot);
dcf03e02b020 6879902: CTW failure jdk6_18/hotspot/src/cpu/sparc/vm/assembler_sparc.hpp:845
twisti
parents: 727
diff changeset
987 else __ stf(FloatRegisterImpl::D, r_1->as_FloatRegister(), SP, slot);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
988 }
a61af66fc99e Initial load
duke
parents:
diff changeset
989 }
a61af66fc99e Initial load
duke
parents:
diff changeset
990
a61af66fc99e Initial load
duke
parents:
diff changeset
991 // Jump to the compiled code just as if compiled code was doing it.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
992 __ ld_ptr(G5_method, in_bytes(Method::from_compiled_offset()), G3);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
993
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
994 // 6243940 We might end up in handle_wrong_method if
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
995 // the callee is deoptimized as we race thru here. If that
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
996 // happens we don't want to take a safepoint because the
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
997 // caller frame will look interpreted and arguments are now
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
998 // "compiled" so it is much better to make this transition
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
999 // invisible to the stack walking code. Unfortunately if
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1000 // we try and find the callee by normal means a safepoint
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1001 // is possible. So we stash the desired callee in the thread
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1002 // and the vm will find there should this case occur.
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1003 Address callee_target_addr(G2_thread, JavaThread::callee_target_offset());
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1004 __ st_ptr(G5_method, callee_target_addr);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1005
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1006 if (StressNonEntrant) {
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1007 // Open a big window for deopt failure
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1008 __ save_frame(0);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1009 __ mov(G0, L0);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1010 Label loop;
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1011 __ bind(loop);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1012 __ sub(L0, 1, L0);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1013 __ br_null_short(L0, Assembler::pt, loop);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1014 __ restore();
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1015 }
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1016
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1017 __ jmpl(G3, 0, G0);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1018 __ delayed()->nop();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1020
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 // ---------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1022 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
1023 int total_args_passed,
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 // VMReg max_arg,
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 int comp_args_on_stack, // VMRegStackSlots
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 const BasicType *sig_bt,
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1037
diff changeset
1027 const VMRegPair *regs,
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1037
diff changeset
1028 AdapterFingerPrint* fingerprint) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 address i2c_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1030
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 AdapterGenerator agen(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1032
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 agen.gen_i2c_adapter(total_args_passed, comp_args_on_stack, sig_bt, regs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1034
a61af66fc99e Initial load
duke
parents:
diff changeset
1035
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 // -------------------------------------------------------------------------
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1037 // Generate a C2I adapter. On entry we know G5 holds the Method*. The
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 // args start out packed in the compiled layout. They need to be unpacked
a61af66fc99e Initial load
duke
parents:
diff changeset
1039 // into the interpreter layout. This will almost always require some stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1040 // space. We grow the current (compiled) stack, then repack the args. We
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 // finally end in a jump to the generic interpreter entry point. On exit
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 // from the interpreter, the interpreter will restore our SP (lest the
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 // compiled code, which relys solely on SP and not FP, get sick).
a61af66fc99e Initial load
duke
parents:
diff changeset
1044
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 address c2i_unverified_entry = __ pc();
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1046 Label L_skip_fixup;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1048 Register R_temp = G1; // another scratch register
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1049
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1050 AddressLiteral ic_miss(SharedRuntime::get_ic_miss_stub());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1051
a61af66fc99e Initial load
duke
parents:
diff changeset
1052 __ verify_oop(O0);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1053 __ load_klass(O0, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1054
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1055 __ ld_ptr(G5_method, CompiledICHolder::holder_klass_offset(), R_temp);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 __ cmp(G3_scratch, R_temp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1057
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 Label ok, ok2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 __ brx(Assembler::equal, false, Assembler::pt, ok);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1060 __ delayed()->ld_ptr(G5_method, CompiledICHolder::holder_method_offset(), G5_method);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1061 __ jump_to(ic_miss, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1063
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 __ bind(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 // Method might have been compiled since the call site was patched to
a61af66fc99e Initial load
duke
parents:
diff changeset
1066 // interpreted if that is the case treat it as a miss so we can get
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 // the call site corrected.
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
1068 __ ld_ptr(G5_method, in_bytes(Method::code_offset()), G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 __ bind(ok2);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1070 __ br_null(G3_scratch, false, Assembler::pt, L_skip_fixup);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1071 __ delayed()->nop();
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1072 __ jump_to(ic_miss, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1074
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1076
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 address c2i_entry = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1078
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1079 agen.gen_c2i_adapter(total_args_passed, comp_args_on_stack, sig_bt, regs, L_skip_fixup);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1080
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 __ flush();
1187
cf0685d550f1 6911204: generated adapters with large signatures can fill up the code cache
never
parents: 1037
diff changeset
1082 return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_unverified_entry);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1083
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1085
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 // Helper function for native calling conventions
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 static VMReg int_stk_helper( int i ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 // Bias any stack based VMReg we get by ignoring the window area
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 // but not the register parameter save area.
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1091 // This is strange for the following reasons. We'd normally expect
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 // the calling convention to return an VMReg for a stack slot
a61af66fc99e Initial load
duke
parents:
diff changeset
1093 // completely ignoring any abi reserved area. C2 thinks of that
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 // abi area as only out_preserve_stack_slots. This does not include
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 // the area allocated by the C abi to store down integer arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 // because the java calling convention does not use it. So
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 // since c2 assumes that there are only out_preserve_stack_slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 // to bias the optoregs (which impacts VMRegs) when actually referencing any actual stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 // location the c calling convention must add in this bias amount
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 // to make up for the fact that the out_preserve_stack_slots is
a61af66fc99e Initial load
duke
parents:
diff changeset
1101 // insufficient for C calls. What a mess. I sure hope those 6
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 // stack words were worth it on every java call!
a61af66fc99e Initial load
duke
parents:
diff changeset
1103
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 // Another way of cleaning this up would be for out_preserve_stack_slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 // to take a parameter to say whether it was C or java calling conventions.
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 // Then things might look a little better (but not much).
a61af66fc99e Initial load
duke
parents:
diff changeset
1107
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 int mem_parm_offset = i - SPARC_ARGS_IN_REGS_NUM;
a61af66fc99e Initial load
duke
parents:
diff changeset
1109 if( mem_parm_offset < 0 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1110 return as_oRegister(i)->as_VMReg();
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 int actual_offset = (mem_parm_offset + frame::memory_parameter_word_sp_offset) * VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 // Now return a biased offset that will be correct when out_preserve_slots is added back in
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 return VMRegImpl::stack2reg(actual_offset - SharedRuntime::out_preserve_stack_slots());
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1117
a61af66fc99e Initial load
duke
parents:
diff changeset
1118
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 VMRegPair *regs,
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 int total_args_passed) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1122
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 // Return the number of VMReg stack_slots needed for the args.
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 // This value does not include an abi space (like register window
a61af66fc99e Initial load
duke
parents:
diff changeset
1125 // save area).
a61af66fc99e Initial load
duke
parents:
diff changeset
1126
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 // The native convention is V8 if !LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 // The LP64 convention is the V9 convention which is slightly more sane.
a61af66fc99e Initial load
duke
parents:
diff changeset
1129
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 // We return the amount of VMReg stack slots we need to reserve for all
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 // the arguments NOT counting out_preserve_stack_slots. Since we always
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 // have space for storing at least 6 registers to memory we start with that.
a61af66fc99e Initial load
duke
parents:
diff changeset
1133 // See int_stk_helper for a further discussion.
a61af66fc99e Initial load
duke
parents:
diff changeset
1134 int max_stack_slots = (frame::varargs_offset * VMRegImpl::slots_per_word) - SharedRuntime::out_preserve_stack_slots();
a61af66fc99e Initial load
duke
parents:
diff changeset
1135
a61af66fc99e Initial load
duke
parents:
diff changeset
1136 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1137 // V9 convention: All things "as-if" on double-wide stack slots.
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 // Hoist any int/ptr/long's in the first 6 to int regs.
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 // Hoist any flt/dbl's in the first 16 dbl regs.
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 int j = 0; // Count of actual args, not HALVES
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 for( int i=0; i<total_args_passed; i++, j++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 switch( sig_bt[i] ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1145 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 regs[i].set1( int_stk_helper( j ) ); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 assert( sig_bt[i+1] == T_VOID, "expecting half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 case T_ADDRESS: // raw pointers, like current thread, for VM calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
1153 case T_OBJECT:
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
1154 case T_METADATA:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 regs[i].set2( int_stk_helper( j ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 if ( j < 16 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 // V9ism: floats go in ODD registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 regs[i].set1(as_FloatRegister(1 + (j<<1))->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1161 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1162 // V9ism: floats go in ODD stack slot
a61af66fc99e Initial load
duke
parents:
diff changeset
1163 regs[i].set1(VMRegImpl::stack2reg(1 + (j<<1)));
a61af66fc99e Initial load
duke
parents:
diff changeset
1164 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1166 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1167 assert( sig_bt[i+1] == T_VOID, "expecting half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 if ( j < 16 ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 // V9ism: doubles go in EVEN/ODD regs
a61af66fc99e Initial load
duke
parents:
diff changeset
1170 regs[i].set2(as_FloatRegister(j<<1)->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 // V9ism: doubles go in EVEN/ODD stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 regs[i].set2(VMRegImpl::stack2reg(j<<1));
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1175 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 case T_VOID: regs[i].set_bad(); j--; break; // Do not count HALVES
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 if (regs[i].first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 int off = regs[i].first()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 if (regs[i].second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 int off = regs[i].second()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1189
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 #else // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 // V8 convention: first 6 things in O-regs, rest on stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 // Alignment is willy-nilly.
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 for( int i=0; i<total_args_passed; i++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 switch( sig_bt[i] ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1195 case T_ADDRESS: // raw pointers, like current thread, for VM calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1199 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1202 case T_OBJECT:
6739
8a02ca5e5576 7195816: NPG: Crash in c1_ValueType - ShouldNotReachHere
roland
parents: 6725
diff changeset
1203 case T_METADATA:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1204 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 regs[i].set1( int_stk_helper( i ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1208 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
1209 assert( sig_bt[i+1] == T_VOID, "expecting half" );
a61af66fc99e Initial load
duke
parents:
diff changeset
1210 regs[i].set_pair( int_stk_helper( i+1 ), int_stk_helper( i ) );
a61af66fc99e Initial load
duke
parents:
diff changeset
1211 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 case T_VOID: regs[i].set_bad(); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
1214 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1216 if (regs[i].first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 int off = regs[i].first()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 if (regs[i].second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 int off = regs[i].second()->reg2stack();
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 if (off > max_stack_slots) max_stack_slots = off;
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 #endif // _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1226
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 return round_to(max_stack_slots + 1, 2);
a61af66fc99e Initial load
duke
parents:
diff changeset
1228
a61af66fc99e Initial load
duke
parents:
diff changeset
1229 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1230
a61af66fc99e Initial load
duke
parents:
diff changeset
1231
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1233 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 __ stf(FloatRegisterImpl::S, F0, SP, frame_slots*VMRegImpl::stack_slot_size - 4+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 __ stf(FloatRegisterImpl::D, F0, SP, frame_slots*VMRegImpl::stack_slot_size - 8+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1242 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1243
a61af66fc99e Initial load
duke
parents:
diff changeset
1244 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
1247 __ ldf(FloatRegisterImpl::S, SP, frame_slots*VMRegImpl::stack_slot_size - 4+STACK_BIAS, F0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 __ ldf(FloatRegisterImpl::D, SP, frame_slots*VMRegImpl::stack_slot_size - 8+STACK_BIAS, F0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1251 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1253 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1254
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 // Check and forward and pending exception. Thread is stored in
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 // L7_thread_cache and possibly NOT in G2_thread. Since this is a native call, there
a61af66fc99e Initial load
duke
parents:
diff changeset
1257 // is no exception handler. We merely pop this frame off and throw the
a61af66fc99e Initial load
duke
parents:
diff changeset
1258 // exception in the caller's frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
1259 static void check_forward_pending_exception(MacroAssembler *masm, Register Rex_oop) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 __ br_null(Rex_oop, false, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 __ delayed()->mov(L7_thread_cache, G2_thread); // restore in case we have exception
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 // Since this is a native call, we *know* the proper exception handler
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 // without calling into the VM: it's the empty function. Just pop this
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 // frame and then jump to forward_exception_entry; O7 will contain the
a61af66fc99e Initial load
duke
parents:
diff changeset
1266 // native caller's return PC.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1267 AddressLiteral exception_entry(StubRoutines::forward_exception_entry());
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1268 __ jump_to(exception_entry, G3_scratch);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1269 __ delayed()->restore(); // Pop this frame off.
a61af66fc99e Initial load
duke
parents:
diff changeset
1270 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1271 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1272
a61af66fc99e Initial load
duke
parents:
diff changeset
1273 // A simple move of integer like type
a61af66fc99e Initial load
duke
parents:
diff changeset
1274 static void simple_move32(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1276 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1277 // stack to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1280 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1281 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1283 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 __ st(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1287 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1288 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1290 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1291
a61af66fc99e Initial load
duke
parents:
diff changeset
1292 // On 64 bit we will store integer like items to the stack as
a61af66fc99e Initial load
duke
parents:
diff changeset
1293 // 64 bits items (sparc abi) even though java would only store
a61af66fc99e Initial load
duke
parents:
diff changeset
1294 // 32bits for a parameter. On 32bit it will simply be 32 bits
a61af66fc99e Initial load
duke
parents:
diff changeset
1295 // So this routine will do 32->32 on 32bit and 32->64 on 64bit
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 static void move32_64(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1297 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1298 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1299 // stack to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1301 __ st_ptr(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1302 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1303 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1304 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1305 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1307 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1308 __ st_ptr(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1309 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1310 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1311 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1312 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1313
a61af66fc99e Initial load
duke
parents:
diff changeset
1314
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1315 static void move_ptr(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1316 if (src.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1317 if (dst.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1318 // stack to stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1319 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, L5);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1320 __ st_ptr(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1321 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1322 // stack to reg
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1323 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1324 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1325 } else if (dst.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1326 // reg to stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1327 __ st_ptr(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1328 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1329 __ mov(src.first()->as_Register(), dst.first()->as_Register());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1330 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1331 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1332
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1333
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 // An oop arg. Must pass a handle not the oop itself
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 static void object_move(MacroAssembler* masm,
a61af66fc99e Initial load
duke
parents:
diff changeset
1336 OopMap* map,
a61af66fc99e Initial load
duke
parents:
diff changeset
1337 int oop_handle_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 int framesize_in_slots,
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 VMRegPair src,
a61af66fc99e Initial load
duke
parents:
diff changeset
1340 VMRegPair dst,
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 bool is_receiver,
a61af66fc99e Initial load
duke
parents:
diff changeset
1342 int* receiver_offset) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1343
a61af66fc99e Initial load
duke
parents:
diff changeset
1344 // must pass a handle. First figure out the location we use as a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
1345
a61af66fc99e Initial load
duke
parents:
diff changeset
1346 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1347 // Oop is already on the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1348 Register rHandle = dst.first()->is_stack() ? L5 : dst.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1349 __ add(FP, reg2offset(src.first()) + STACK_BIAS, rHandle);
a61af66fc99e Initial load
duke
parents:
diff changeset
1350 __ ld_ptr(rHandle, 0, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1351 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1352 __ movr( Assembler::rc_z, L4, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1354 __ tst( L4 );
a61af66fc99e Initial load
duke
parents:
diff changeset
1355 __ movcc( Assembler::zero, false, Assembler::icc, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1356 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1357 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1358 __ st_ptr(rHandle, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1359 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1360 int offset_in_older_frame = src.first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
a61af66fc99e Initial load
duke
parents:
diff changeset
1361 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1362 *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1363 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1364 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
a61af66fc99e Initial load
duke
parents:
diff changeset
1365 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1366 // Oop is in an input register pass we must flush it to the stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1367 const Register rOop = src.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1368 const Register rHandle = L5;
a61af66fc99e Initial load
duke
parents:
diff changeset
1369 int oop_slot = rOop->input_number() * VMRegImpl::slots_per_word + oop_handle_offset;
a61af66fc99e Initial load
duke
parents:
diff changeset
1370 int offset = oop_slot*VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1371 Label skip;
a61af66fc99e Initial load
duke
parents:
diff changeset
1372 __ st_ptr(rOop, SP, offset + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1373 if (is_receiver) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1374 *receiver_offset = oop_slot * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1375 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1376 map->set_oop(VMRegImpl::stack2reg(oop_slot));
a61af66fc99e Initial load
duke
parents:
diff changeset
1377 __ add(SP, offset + STACK_BIAS, rHandle);
a61af66fc99e Initial load
duke
parents:
diff changeset
1378 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
1379 __ movr( Assembler::rc_z, rOop, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1380 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
1381 __ tst( rOop );
a61af66fc99e Initial load
duke
parents:
diff changeset
1382 __ movcc( Assembler::zero, false, Assembler::icc, G0, rHandle );
a61af66fc99e Initial load
duke
parents:
diff changeset
1383 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1384
a61af66fc99e Initial load
duke
parents:
diff changeset
1385 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1386 __ st_ptr(rHandle, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1387 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1388 __ mov(rHandle, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1389 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1390 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1391 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1392
a61af66fc99e Initial load
duke
parents:
diff changeset
1393 // A float arg may have to do float reg int reg conversion
a61af66fc99e Initial load
duke
parents:
diff changeset
1394 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1395 assert(!src.second()->is_valid() && !dst.second()->is_valid(), "bad float_move");
a61af66fc99e Initial load
duke
parents:
diff changeset
1396
a61af66fc99e Initial load
duke
parents:
diff changeset
1397 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1398 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1399 // stack to stack the easiest of the bunch
a61af66fc99e Initial load
duke
parents:
diff changeset
1400 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1401 __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1402 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1403 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1404 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1405 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1406 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1407 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1408 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1409 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1410 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1411 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1412 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1413 __ st(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1414 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1415 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1416 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1417 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1418 // reg to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1419 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1420 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1421 // gpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1422 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1423 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1424 // gpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1425 __ st(src.first()->as_Register(), FP, -4 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1426 __ ldf(FloatRegisterImpl::S, FP, -4 + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1427 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1428 } else if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1429 // fpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1430 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(), FP, -4 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1431 __ ld(FP, -4 + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1432 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1433 // fpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1434 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1435 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1436 __ fmov(FloatRegisterImpl::S, src.first()->as_FloatRegister(), dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1437 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1438 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1439 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1440 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1441
a61af66fc99e Initial load
duke
parents:
diff changeset
1442 static void split_long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1443 VMRegPair src_lo(src.first());
a61af66fc99e Initial load
duke
parents:
diff changeset
1444 VMRegPair src_hi(src.second());
a61af66fc99e Initial load
duke
parents:
diff changeset
1445 VMRegPair dst_lo(dst.first());
a61af66fc99e Initial load
duke
parents:
diff changeset
1446 VMRegPair dst_hi(dst.second());
a61af66fc99e Initial load
duke
parents:
diff changeset
1447 simple_move32(masm, src_lo, dst_lo);
a61af66fc99e Initial load
duke
parents:
diff changeset
1448 simple_move32(masm, src_hi, dst_hi);
a61af66fc99e Initial load
duke
parents:
diff changeset
1449 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1450
a61af66fc99e Initial load
duke
parents:
diff changeset
1451 // A long move
a61af66fc99e Initial load
duke
parents:
diff changeset
1452 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1453
a61af66fc99e Initial load
duke
parents:
diff changeset
1454 // Do the simple ones here else do two int moves
a61af66fc99e Initial load
duke
parents:
diff changeset
1455 if (src.is_single_phys_reg() ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1456 if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1457 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1458 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1459 // split src into two separate registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1460 // Remember hi means hi address or lsw on sparc
a61af66fc99e Initial load
duke
parents:
diff changeset
1461 // Move msw to lsw
a61af66fc99e Initial load
duke
parents:
diff changeset
1462 if (dst.second()->is_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1463 // MSW -> MSW
a61af66fc99e Initial load
duke
parents:
diff changeset
1464 __ srax(src.first()->as_Register(), 32, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1465 // Now LSW -> LSW
a61af66fc99e Initial load
duke
parents:
diff changeset
1466 // this will only move lo -> lo and ignore hi
a61af66fc99e Initial load
duke
parents:
diff changeset
1467 VMRegPair split(dst.second());
a61af66fc99e Initial load
duke
parents:
diff changeset
1468 simple_move32(masm, src, split);
a61af66fc99e Initial load
duke
parents:
diff changeset
1469 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1470 VMRegPair split(src.first(), L4->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1471 // MSW -> MSW (lo ie. first word)
a61af66fc99e Initial load
duke
parents:
diff changeset
1472 __ srax(src.first()->as_Register(), 32, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1473 split_long_move(masm, split, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1474 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1475 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1476 } else if (dst.is_single_phys_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1477 if (src.is_adjacent_aligned_on_stack(2)) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1478 __ ldx(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1479 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1480 // dst is a single reg.
a61af66fc99e Initial load
duke
parents:
diff changeset
1481 // Remember lo is low address not msb for stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1482 // and lo is the "real" register for registers
a61af66fc99e Initial load
duke
parents:
diff changeset
1483 // src is
a61af66fc99e Initial load
duke
parents:
diff changeset
1484
a61af66fc99e Initial load
duke
parents:
diff changeset
1485 VMRegPair split;
a61af66fc99e Initial load
duke
parents:
diff changeset
1486
a61af66fc99e Initial load
duke
parents:
diff changeset
1487 if (src.first()->is_reg()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1488 // src.lo (msw) is a reg, src.hi is stk/reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1489 // we will move: src.hi (LSW) -> dst.lo, src.lo (MSW) -> src.lo [the MSW is in the LSW of the reg]
a61af66fc99e Initial load
duke
parents:
diff changeset
1490 split.set_pair(dst.first(), src.first());
a61af66fc99e Initial load
duke
parents:
diff changeset
1491 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1492 // msw is stack move to L5
a61af66fc99e Initial load
duke
parents:
diff changeset
1493 // lsw is stack move to dst.lo (real reg)
a61af66fc99e Initial load
duke
parents:
diff changeset
1494 // we will move: src.hi (LSW) -> dst.lo, src.lo (MSW) -> L5
a61af66fc99e Initial load
duke
parents:
diff changeset
1495 split.set_pair(dst.first(), L5->as_VMReg());
a61af66fc99e Initial load
duke
parents:
diff changeset
1496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1497
a61af66fc99e Initial load
duke
parents:
diff changeset
1498 // src.lo -> src.lo/L5, src.hi -> dst.lo (the real reg)
a61af66fc99e Initial load
duke
parents:
diff changeset
1499 // msw -> src.lo/L5, lsw -> dst.lo
a61af66fc99e Initial load
duke
parents:
diff changeset
1500 split_long_move(masm, src, split);
a61af66fc99e Initial load
duke
parents:
diff changeset
1501
a61af66fc99e Initial load
duke
parents:
diff changeset
1502 // So dst now has the low order correct position the
a61af66fc99e Initial load
duke
parents:
diff changeset
1503 // msw half
a61af66fc99e Initial load
duke
parents:
diff changeset
1504 __ sllx(split.first()->as_Register(), 32, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1505
a61af66fc99e Initial load
duke
parents:
diff changeset
1506 const Register d = dst.first()->as_Register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1507 __ or3(L5, d, d);
a61af66fc99e Initial load
duke
parents:
diff changeset
1508 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1509 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1510 // For LP64 we can probably do better.
a61af66fc99e Initial load
duke
parents:
diff changeset
1511 split_long_move(masm, src, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1512 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1513 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1514
a61af66fc99e Initial load
duke
parents:
diff changeset
1515 // A double move
a61af66fc99e Initial load
duke
parents:
diff changeset
1516 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1517
a61af66fc99e Initial load
duke
parents:
diff changeset
1518 // The painful thing here is that like long_move a VMRegPair might be
a61af66fc99e Initial load
duke
parents:
diff changeset
1519 // 1: a single physical register
a61af66fc99e Initial load
duke
parents:
diff changeset
1520 // 2: two physical registers (v8)
a61af66fc99e Initial load
duke
parents:
diff changeset
1521 // 3: a physical reg [lo] and a stack slot [hi] (v8)
a61af66fc99e Initial load
duke
parents:
diff changeset
1522 // 4: two stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
1523
a61af66fc99e Initial load
duke
parents:
diff changeset
1524 // Since src is always a java calling convention we know that the src pair
a61af66fc99e Initial load
duke
parents:
diff changeset
1525 // is always either all registers or all stack (and aligned?)
a61af66fc99e Initial load
duke
parents:
diff changeset
1526
a61af66fc99e Initial load
duke
parents:
diff changeset
1527 // in a register [lo] and a stack slot [hi]
a61af66fc99e Initial load
duke
parents:
diff changeset
1528 if (src.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1529 if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1530 // stack to stack the easiest of the bunch
a61af66fc99e Initial load
duke
parents:
diff changeset
1531 // ought to be a way to do this where if alignment is ok we use ldd/std when possible
a61af66fc99e Initial load
duke
parents:
diff changeset
1532 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
1533 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1534 __ st(L5, SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1535 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1536 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1537 // stack to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1538 if (dst.second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1539 // stack -> reg, stack -> stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1540 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1541 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1542 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1543 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1544 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1545 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1546 // This was missing. (very rare case)
a61af66fc99e Initial load
duke
parents:
diff changeset
1547 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1548 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1549 // stack -> reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1550 // Eventually optimize for alignment QQQ
a61af66fc99e Initial load
duke
parents:
diff changeset
1551 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1552 __ ld(FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1553 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, dst.second()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1554 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1555 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.first()) + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1556 __ ldf(FloatRegisterImpl::S, FP, reg2offset(src.second()) + STACK_BIAS, dst.second()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1557 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1558 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1559 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1560 } else if (dst.first()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1561 // reg to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1562 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1563 // Eventually optimize for alignment QQQ
a61af66fc99e Initial load
duke
parents:
diff changeset
1564 __ st(src.first()->as_Register(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1565 if (src.second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1566 __ ld(FP, reg2offset(src.second()) + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1567 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1568 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1569 __ st(src.second()->as_Register(), SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1570 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1571 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1572 // fpr to stack
a61af66fc99e Initial load
duke
parents:
diff changeset
1573 if (src.second()->is_stack()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1574 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
1575 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1576 // Is the stack aligned?
a61af66fc99e Initial load
duke
parents:
diff changeset
1577 if (reg2offset(dst.first()) & 0x7) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1578 // No do as pairs
a61af66fc99e Initial load
duke
parents:
diff changeset
1579 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1580 __ stf(FloatRegisterImpl::S, src.second()->as_FloatRegister(), SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1581 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1582 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(), SP, reg2offset(dst.first()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1583 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1584 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1585 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1586 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1587 // reg to reg
a61af66fc99e Initial load
duke
parents:
diff changeset
1588 if (src.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1589 if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1590 // gpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1591 __ mov(src.first()->as_Register(), dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1592 __ mov(src.second()->as_Register(), dst.second()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1593 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1594 // gpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1595 // ought to be able to do a single store
a61af66fc99e Initial load
duke
parents:
diff changeset
1596 __ stx(src.first()->as_Register(), FP, -8 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1597 __ stx(src.second()->as_Register(), FP, -4 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1598 // ought to be able to do a single load
a61af66fc99e Initial load
duke
parents:
diff changeset
1599 __ ldf(FloatRegisterImpl::S, FP, -8 + STACK_BIAS, dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1600 __ ldf(FloatRegisterImpl::S, FP, -4 + STACK_BIAS, dst.second()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1601 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1602 } else if (dst.first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1603 // fpr -> gpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1604 // ought to be able to do a single store
a61af66fc99e Initial load
duke
parents:
diff changeset
1605 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(), FP, -8 + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1606 // ought to be able to do a single load
a61af66fc99e Initial load
duke
parents:
diff changeset
1607 // REMEMBER first() is low address not LSB
a61af66fc99e Initial load
duke
parents:
diff changeset
1608 __ ld(FP, -8 + STACK_BIAS, dst.first()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1609 if (dst.second()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1610 __ ld(FP, -4 + STACK_BIAS, dst.second()->as_Register());
a61af66fc99e Initial load
duke
parents:
diff changeset
1611 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1612 __ ld(FP, -4 + STACK_BIAS, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
1613 __ st(L4, SP, reg2offset(dst.second()) + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
1614 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1615 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1616 // fpr -> fpr
a61af66fc99e Initial load
duke
parents:
diff changeset
1617 // In theory these overlap but the ordering is such that this is likely a nop
a61af66fc99e Initial load
duke
parents:
diff changeset
1618 if ( src.first() != dst.first()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1619 __ fmov(FloatRegisterImpl::D, src.first()->as_FloatRegister(), dst.first()->as_FloatRegister());
a61af66fc99e Initial load
duke
parents:
diff changeset
1620 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1621 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1622 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1623 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1624
a61af66fc99e Initial load
duke
parents:
diff changeset
1625 // Creates an inner frame if one hasn't already been created, and
a61af66fc99e Initial load
duke
parents:
diff changeset
1626 // saves a copy of the thread in L7_thread_cache
a61af66fc99e Initial load
duke
parents:
diff changeset
1627 static void create_inner_frame(MacroAssembler* masm, bool* already_created) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1628 if (!*already_created) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1629 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
1630 // Save thread in L7 (INNER FRAME); it crosses a bunch of VM calls below
a61af66fc99e Initial load
duke
parents:
diff changeset
1631 // Don't use save_thread because it smashes G2 and we merely want to save a
a61af66fc99e Initial load
duke
parents:
diff changeset
1632 // copy
a61af66fc99e Initial load
duke
parents:
diff changeset
1633 __ mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
1634 *already_created = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
1635 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1636 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1637
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1638
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1639 static void save_or_restore_arguments(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1640 const int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1641 const int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1642 const int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1643 OopMap* map,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1644 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1645 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1646 // if map is non-NULL then the code should store the values,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1647 // otherwise it should load them.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1648 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1649 // Fill in the map
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1650 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1651 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1652 if (in_regs[i].first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1653 int offset_in_older_frame = in_regs[i].first()->reg2stack() + SharedRuntime::out_preserve_stack_slots();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1654 map->set_oop(VMRegImpl::stack2reg(offset_in_older_frame + stack_slots));
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1655 } else if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1656 map->set_oop(in_regs[i].first());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1657 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1658 ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1659 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1660 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1661 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1662 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1663
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1664 // Save or restore double word values
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1665 int handle_index = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1666 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1667 int slot = handle_index + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1668 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1669 if (in_sig_bt[i] == T_LONG && in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1670 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1671 if (reg->is_global()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1672 handle_index += 2;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1673 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1674 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1675 __ stx(reg, SP, offset + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1676 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1677 __ ldx(SP, offset + STACK_BIAS, reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1678 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1679 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1680 } else if (in_sig_bt[i] == T_DOUBLE && in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1681 handle_index += 2;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1682 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1683 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1684 __ stf(FloatRegisterImpl::D, in_regs[i].first()->as_FloatRegister(), SP, offset + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1685 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1686 __ ldf(FloatRegisterImpl::D, SP, offset + STACK_BIAS, in_regs[i].first()->as_FloatRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1687 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1688 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1689 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1690 // Save floats
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1691 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1692 int slot = handle_index + arg_save_area;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1693 int offset = slot * VMRegImpl::stack_slot_size;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1694 if (in_sig_bt[i] == T_FLOAT && in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1695 handle_index++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1696 assert(handle_index <= stack_slots, "overflow");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1697 if (map != NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1698 __ stf(FloatRegisterImpl::S, in_regs[i].first()->as_FloatRegister(), SP, offset + STACK_BIAS);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1699 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1700 __ ldf(FloatRegisterImpl::S, SP, offset + STACK_BIAS, in_regs[i].first()->as_FloatRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1701 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1702 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1703 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1704
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1705 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1706
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1707
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1708 // Check GC_locker::needs_gc and enter the runtime if it's true. This
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1709 // keeps a new JNI critical region from starting until a GC has been
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1710 // forced. Save down any oops in registers and describe them in an
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1711 // OopMap.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1712 static void check_needs_gc_for_critical_native(MacroAssembler* masm,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1713 const int stack_slots,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1714 const int total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1715 const int arg_save_area,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1716 OopMapSet* oop_maps,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1717 VMRegPair* in_regs,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1718 BasicType* in_sig_bt) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1719 __ block_comment("check GC_locker::needs_gc");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1720 Label cont;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1721 AddressLiteral sync_state(GC_locker::needs_gc_address());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1722 __ load_bool_contents(sync_state, G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1723 __ cmp_zero_and_br(Assembler::equal, G3_scratch, cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1724 __ delayed()->nop();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1725
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1726 // Save down any values that are live in registers and call into the
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1727 // runtime to halt for a GC
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1728 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1729 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1730 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1731
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1732 __ mov(G2_thread, L7_thread_cache);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1733
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1734 __ set_last_Java_frame(SP, noreg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1735
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1736 __ block_comment("block_for_jni_critical");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1737 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::block_for_jni_critical), relocInfo::runtime_call_type);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1738 __ delayed()->mov(L7_thread_cache, O0);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1739 oop_maps->add_gc_map( __ offset(), map);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1740
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1741 __ restore_thread(L7_thread_cache); // restore G2_thread
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1742 __ reset_last_Java_frame();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1743
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1744 // Reload all the register arguments
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1745 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1746 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1747
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1748 __ bind(cont);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1749 #ifdef ASSERT
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1750 if (StressCriticalJNINatives) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1751 // Stress register saving
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1752 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1753 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1754 arg_save_area, map, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1755 // Destroy argument registers
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1756 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1757 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1758 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1759 if (reg->is_global()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1760 __ mov(G0, reg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1761 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1762 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1763 __ fneg(FloatRegisterImpl::D, in_regs[i].first()->as_FloatRegister(), in_regs[i].first()->as_FloatRegister());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1764 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1765 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1766
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1767 save_or_restore_arguments(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1768 arg_save_area, NULL, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1769 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1770 #endif
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1771 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1772
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1773 // Unpack an array argument into a pointer to the body and the length
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1774 // if the array is non-null, otherwise pass 0 for both.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1775 static void unpack_array_argument(MacroAssembler* masm, VMRegPair reg, BasicType in_elem_type, VMRegPair body_arg, VMRegPair length_arg) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1776 // Pass the length, ptr pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1777 Label is_null, done;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1778 if (reg.first()->is_stack()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1779 VMRegPair tmp = reg64_to_VMRegPair(L2);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1780 // Load the arg up from the stack
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1781 move_ptr(masm, reg, tmp);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1782 reg = tmp;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1783 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1784 __ cmp(reg.first()->as_Register(), G0);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1785 __ brx(Assembler::equal, false, Assembler::pt, is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1786 __ delayed()->add(reg.first()->as_Register(), arrayOopDesc::base_offset_in_bytes(in_elem_type), L4);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1787 move_ptr(masm, reg64_to_VMRegPair(L4), body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1788 __ ld(reg.first()->as_Register(), arrayOopDesc::length_offset_in_bytes(), L4);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1789 move32_64(masm, reg64_to_VMRegPair(L4), length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1790 __ ba_short(done);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1791 __ bind(is_null);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1792 // Pass zeros
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1793 move_ptr(masm, reg64_to_VMRegPair(G0), body_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1794 move32_64(masm, reg64_to_VMRegPair(G0), length_arg);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1795 __ bind(done);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1796 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1797
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1798 static void verify_oop_args(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1799 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1800 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1801 const VMRegPair* regs) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1802 Register temp_reg = G5_method; // not part of any compiled calling seq
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1803 if (VerifyOops) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1804 for (int i = 0; i < method->size_of_parameters(); i++) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1805 if (sig_bt[i] == T_OBJECT ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1806 sig_bt[i] == T_ARRAY) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1807 VMReg r = regs[i].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1808 assert(r->is_valid(), "bad oop arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1809 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1810 RegisterOrConstant ld_off = reg2offset(r) + STACK_BIAS;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1811 ld_off = __ ensure_simm13_or_reg(ld_off, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1812 __ ld_ptr(SP, ld_off, temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1813 __ verify_oop(temp_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1814 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1815 __ verify_oop(r->as_Register());
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1816 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1817 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1818 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1819 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1820 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1821
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1822 static void gen_special_dispatch(MacroAssembler* masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1823 methodHandle method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1824 const BasicType* sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1825 const VMRegPair* regs) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1826 verify_oop_args(masm, method, sig_bt, regs);
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1827 vmIntrinsics::ID iid = method->intrinsic_id();
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1828
10684
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1829 #ifdef GRAAL
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1830 if (iid == vmIntrinsics::_CompilerToVMImpl_executeCompiledMethod) {
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1831 // We are called from compiled code here. The three object arguments
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1832 // are already in the correct registers (j_rarg0, jrarg1, jrarg2). The
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1833 // fourth argument (j_rarg3) is a pointer to the HotSpotInstalledCode object.
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1834
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1835 // Load the nmethod pointer from the HotSpotInstalledCode object
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1836 // __ movq(j_rarg3, Address(j_rarg3, sizeof(oopDesc)));
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1837
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1838 // Check whether the nmethod was invalidated
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1839 // __ testq(j_rarg3, j_rarg3);
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1840 // Label invalid_nmethod;
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1841 // __ jcc(Assembler::zero, invalid_nmethod);
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1842
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1843 // Perform a tail call to the verified entry point of the nmethod.
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1844 // __ jmp(Address(j_rarg3, nmethod::verified_entry_point_offset()));
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1845
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1846 // __ bind(invalid_nmethod);
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1847
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1848 // __ jump(RuntimeAddress(StubRoutines::throw_InvalidInstalledCodeException_entry()));
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1849 __ stop("_CompilerToVMImpl_executeCompiledMethod not implemented");
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1850 return;
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1851 }
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1852 #endif
6ff467cdb105 Code installer changes for SPARC.
twisti
parents: 10473
diff changeset
1853
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1854 // Now write the args into the outgoing interpreter space
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1855 bool has_receiver = false;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1856 Register receiver_reg = noreg;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1857 int member_arg_pos = -1;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1858 Register member_reg = noreg;
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1859 int ref_kind = MethodHandles::signature_polymorphic_intrinsic_ref_kind(iid);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1860 if (ref_kind != 0) {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1861 member_arg_pos = method->size_of_parameters() - 1; // trailing MemberName argument
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1862 member_reg = G5_method; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1863 has_receiver = MethodHandles::ref_kind_has_receiver(ref_kind);
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1864 } else if (iid == vmIntrinsics::_invokeBasic) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1865 has_receiver = true;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1866 } else {
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1867 fatal(err_msg_res("unexpected intrinsic id %d", iid));
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1868 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1869
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1870 if (member_reg != noreg) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1871 // Load the member_arg into register, if necessary.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1872 SharedRuntime::check_member_name_argument_is_last_argument(method, sig_bt, regs);
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1873 VMReg r = regs[member_arg_pos].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1874 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1875 RegisterOrConstant ld_off = reg2offset(r) + STACK_BIAS;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1876 ld_off = __ ensure_simm13_or_reg(ld_off, member_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1877 __ ld_ptr(SP, ld_off, member_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1878 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1879 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1880 member_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1881 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1882 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1883
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1884 if (has_receiver) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1885 // Make sure the receiver is loaded into a register.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1886 assert(method->size_of_parameters() > 0, "oob");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1887 assert(sig_bt[0] == T_OBJECT, "receiver argument must be an object");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1888 VMReg r = regs[0].first();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1889 assert(r->is_valid(), "bad receiver arg");
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1890 if (r->is_stack()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1891 // Porting note: This assumes that compiled calling conventions always
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1892 // pass the receiver oop in a register. If this is not true on some
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1893 // platform, pick a temp and load the receiver from stack.
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1894 fatal("receiver always in a register");
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1895 receiver_reg = G3_scratch; // known to be free at this point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1896 RegisterOrConstant ld_off = reg2offset(r) + STACK_BIAS;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1897 ld_off = __ ensure_simm13_or_reg(ld_off, member_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1898 __ ld_ptr(SP, ld_off, receiver_reg);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1899 } else {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1900 // no data motion is needed
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1901 receiver_reg = r->as_Register();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1902 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1903 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1904
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1905 // Figure out which address we are really jumping to:
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1906 MethodHandles::generate_method_handle_dispatch(masm, iid,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1907 receiver_reg, member_reg, /*for_compiler_entry:*/ true);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1908 }
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1909
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1910 // ---------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1911 // Generate a native wrapper for a given method. The method takes arguments
a61af66fc99e Initial load
duke
parents:
diff changeset
1912 // in the Java compiled code convention, marshals them to the native
a61af66fc99e Initial load
duke
parents:
diff changeset
1913 // convention (handlizes oops, etc), transitions to native, makes the call,
a61af66fc99e Initial load
duke
parents:
diff changeset
1914 // returns to java state (possibly blocking), unhandlizes any result and
a61af66fc99e Initial load
duke
parents:
diff changeset
1915 // returns.
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1916 //
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1917 // Critical native functions are a shorthand for the use of
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1918 // GetPrimtiveArrayCritical and disallow the use of any other JNI
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1919 // functions. The wrapper is expected to unpack the arguments before
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1920 // passing them to the callee and perform checks before and after the
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1921 // native call to ensure that they GC_locker
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1922 // lock_critical/unlock_critical semantics are followed. Some other
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1923 // parts of JNI setup are skipped like the tear down of the JNI handle
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1924 // block and the check for pending exceptions it's impossible for them
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1925 // to be thrown.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1926 //
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1927 // They are roughly structured like this:
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1928 // if (GC_locker::needs_gc())
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1929 // SharedRuntime::block_for_jni_critical();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1930 // tranistion to thread_in_native
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1931 // unpack arrray arguments and call native entry point
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1932 // check for safepoint in progress
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1933 // check if any thread suspend flags are set
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1934 // call into JVM and possible unlock the JNI critical
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1935 // if a GC was suppressed while in the critical native.
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1936 // transition back to thread_in_Java
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1937 // return to caller
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1938 //
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1939 nmethod* SharedRuntime::generate_native_wrapper(MacroAssembler* masm,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1940 methodHandle method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2177
diff changeset
1941 int compile_id,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1942 BasicType* in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1943 VMRegPair* in_regs,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1944 BasicType ret_type) {
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1945 if (method->is_method_handle_intrinsic()) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1946 vmIntrinsics::ID iid = method->intrinsic_id();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1947 intptr_t start = (intptr_t)__ pc();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1948 int vep_offset = ((intptr_t)__ pc()) - start;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1949 gen_special_dispatch(masm,
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
1950 method,
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1951 in_sig_bt,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1952 in_regs);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1953 int frame_complete = ((intptr_t)__ pc()) - start; // not complete, period
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1954 __ flush();
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1955 int stack_slots = SharedRuntime::out_preserve_stack_slots(); // no out slots at all, actually
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1956 return nmethod::new_native_nmethod(method,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1957 compile_id,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1958 masm->code(),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1959 vep_offset,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1960 frame_complete,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1961 stack_slots / VMRegImpl::slots_per_word,
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1962 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1963 in_ByteSize(-1),
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1964 (OopMapSet*)NULL);
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 5923
diff changeset
1965 }
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1966 bool is_critical_native = true;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1967 address native_func = method->critical_native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1968 if (native_func == NULL) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1969 native_func = method->native_function();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1970 is_critical_native = false;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1971 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
1972 assert(native_func != NULL, "must have function");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1973
a61af66fc99e Initial load
duke
parents:
diff changeset
1974 // Native nmethod wrappers never take possesion of the oop arguments.
a61af66fc99e Initial load
duke
parents:
diff changeset
1975 // So the caller will gc the arguments. The only thing we need an
a61af66fc99e Initial load
duke
parents:
diff changeset
1976 // oopMap for is if the call is static
a61af66fc99e Initial load
duke
parents:
diff changeset
1977 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1978 // An OopMap for lock (and class if static), and one for the VM call itself
a61af66fc99e Initial load
duke
parents:
diff changeset
1979 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
1980 intptr_t start = (intptr_t)__ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
1981
a61af66fc99e Initial load
duke
parents:
diff changeset
1982 // First thing make an ic check to see if we should even be here
a61af66fc99e Initial load
duke
parents:
diff changeset
1983 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1984 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
1985 const Register temp_reg = G3_scratch;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1986 AddressLiteral ic_miss(SharedRuntime::get_ic_miss_stub());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1987 __ verify_oop(O0);
113
ba764ed4b6f2 6420645: Create a vm that uses compressed oops for up to 32gb heapsizes
coleenp
parents: 0
diff changeset
1988 __ load_klass(O0, temp_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
1989 __ cmp_and_brx_short(temp_reg, G5_inline_cache_reg, Assembler::equal, Assembler::pt, L);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1990
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
1991 __ jump_to(ic_miss, temp_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1992 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
1993 __ align(CodeEntryAlignment);
a61af66fc99e Initial load
duke
parents:
diff changeset
1994 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
1995 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1996
a61af66fc99e Initial load
duke
parents:
diff changeset
1997 int vep_offset = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
1998
a61af66fc99e Initial load
duke
parents:
diff changeset
1999 #ifdef COMPILER1
a61af66fc99e Initial load
duke
parents:
diff changeset
2000 if (InlineObjectHash && method->intrinsic_id() == vmIntrinsics::_hashCode) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2001 // Object.hashCode can pull the hashCode from the header word
a61af66fc99e Initial load
duke
parents:
diff changeset
2002 // instead of doing a full VM transition once it's been computed.
a61af66fc99e Initial load
duke
parents:
diff changeset
2003 // Since hashCode is usually polymorphic at call sites we can't do
a61af66fc99e Initial load
duke
parents:
diff changeset
2004 // this optimization at the call site without a lot of work.
a61af66fc99e Initial load
duke
parents:
diff changeset
2005 Label slowCase;
a61af66fc99e Initial load
duke
parents:
diff changeset
2006 Register receiver = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2007 Register result = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2008 Register header = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
2009 Register hash = G3_scratch; // overwrite header value with hash value
a61af66fc99e Initial load
duke
parents:
diff changeset
2010 Register mask = G1; // to get hash field from header
a61af66fc99e Initial load
duke
parents:
diff changeset
2011
a61af66fc99e Initial load
duke
parents:
diff changeset
2012 // Read the header and build a mask to get its hash field. Give up if the object is not unlocked.
a61af66fc99e Initial load
duke
parents:
diff changeset
2013 // We depend on hash_mask being at most 32 bits and avoid the use of
a61af66fc99e Initial load
duke
parents:
diff changeset
2014 // hash_mask_in_place because it could be larger than 32 bits in a 64-bit
a61af66fc99e Initial load
duke
parents:
diff changeset
2015 // vm: see markOop.hpp.
a61af66fc99e Initial load
duke
parents:
diff changeset
2016 __ ld_ptr(receiver, oopDesc::mark_offset_in_bytes(), header);
a61af66fc99e Initial load
duke
parents:
diff changeset
2017 __ sethi(markOopDesc::hash_mask, mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
2018 __ btst(markOopDesc::unlocked_value, header);
a61af66fc99e Initial load
duke
parents:
diff changeset
2019 __ br(Assembler::zero, false, Assembler::pn, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
2020 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2021 // Check if biased and fall through to runtime if so
a61af66fc99e Initial load
duke
parents:
diff changeset
2022 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2023 __ btst(markOopDesc::biased_lock_bit_in_place, header);
a61af66fc99e Initial load
duke
parents:
diff changeset
2024 __ br(Assembler::notZero, false, Assembler::pn, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
2025 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2026 __ delayed()->or3(mask, markOopDesc::hash_mask & 0x3ff, mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
2027
a61af66fc99e Initial load
duke
parents:
diff changeset
2028 // Check for a valid (non-zero) hash code and get its value.
a61af66fc99e Initial load
duke
parents:
diff changeset
2029 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2030 __ srlx(header, markOopDesc::hash_shift, hash);
a61af66fc99e Initial load
duke
parents:
diff changeset
2031 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 __ srl(header, markOopDesc::hash_shift, hash);
a61af66fc99e Initial load
duke
parents:
diff changeset
2033 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2034 __ andcc(hash, mask, hash);
a61af66fc99e Initial load
duke
parents:
diff changeset
2035 __ br(Assembler::equal, false, Assembler::pn, slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
2036 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2037
a61af66fc99e Initial load
duke
parents:
diff changeset
2038 // leaf return.
a61af66fc99e Initial load
duke
parents:
diff changeset
2039 __ retl();
a61af66fc99e Initial load
duke
parents:
diff changeset
2040 __ delayed()->mov(hash, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
2041 __ bind(slowCase);
a61af66fc99e Initial load
duke
parents:
diff changeset
2042 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2043 #endif // COMPILER1
a61af66fc99e Initial load
duke
parents:
diff changeset
2044
a61af66fc99e Initial load
duke
parents:
diff changeset
2045
a61af66fc99e Initial load
duke
parents:
diff changeset
2046 // We have received a description of where all the java arg are located
a61af66fc99e Initial load
duke
parents:
diff changeset
2047 // on entry to the wrapper. We need to convert these args to where
a61af66fc99e Initial load
duke
parents:
diff changeset
2048 // the jni function will expect them. To figure out where they go
a61af66fc99e Initial load
duke
parents:
diff changeset
2049 // we convert the java signature to a C signature by inserting
a61af66fc99e Initial load
duke
parents:
diff changeset
2050 // the hidden arguments as arg[0] and possibly arg[1] (static method)
a61af66fc99e Initial load
duke
parents:
diff changeset
2051
6790
2cb2f30450c7 7196262: JSR 292: java/lang/invoke/PrivateInvokeTest.java fails on solaris-sparc
twisti
parents: 6739
diff changeset
2052 const int total_in_args = method->size_of_parameters();
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2053 int total_c_args = total_in_args;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2054 int total_save_slots = 6 * VMRegImpl::slots_per_word;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2055 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2056 total_c_args += 1;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2057 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2058 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2059 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2060 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2061 for (int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2062 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2063 // These have to be saved and restored across the safepoint
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2064 total_c_args++;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2065 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2066 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2067 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2068
a61af66fc99e Initial load
duke
parents:
diff changeset
2069 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2070 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2071 BasicType* in_elem_bt = NULL;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2072
a61af66fc99e Initial load
duke
parents:
diff changeset
2073 int argc = 0;
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2074 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2075 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2076 if (method->is_static()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2077 out_sig_bt[argc++] = T_OBJECT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2078 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2079
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2080 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2081 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2082 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2083 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2084 Thread* THREAD = Thread::current();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2085 in_elem_bt = NEW_RESOURCE_ARRAY(BasicType, total_in_args);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2086 SignatureStream ss(method->signature());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2087 for (int i = 0; i < total_in_args ; i++ ) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2088 if (in_sig_bt[i] == T_ARRAY) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2089 // Arrays are passed as int, elem* pair
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2090 out_sig_bt[argc++] = T_INT;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2091 out_sig_bt[argc++] = T_ADDRESS;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2092 Symbol* atype = ss.as_symbol(CHECK_NULL);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2093 const char* at = atype->as_C_string();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2094 if (strlen(at) == 2) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2095 assert(at[0] == '[', "must be");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2096 switch (at[1]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2097 case 'B': in_elem_bt[i] = T_BYTE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2098 case 'C': in_elem_bt[i] = T_CHAR; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2099 case 'D': in_elem_bt[i] = T_DOUBLE; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2100 case 'F': in_elem_bt[i] = T_FLOAT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2101 case 'I': in_elem_bt[i] = T_INT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2102 case 'J': in_elem_bt[i] = T_LONG; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2103 case 'S': in_elem_bt[i] = T_SHORT; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2104 case 'Z': in_elem_bt[i] = T_BOOLEAN; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2105 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2106 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2107 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2108 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2109 out_sig_bt[argc++] = in_sig_bt[i];
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2110 in_elem_bt[i] = T_VOID;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2111 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2112 if (in_sig_bt[i] != T_VOID) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2113 assert(in_sig_bt[i] == ss.type(), "must match");
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2114 ss.next();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2115 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2116 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2117 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2118
a61af66fc99e Initial load
duke
parents:
diff changeset
2119 // Now figure out where the args must be stored and how much stack space
a61af66fc99e Initial load
duke
parents:
diff changeset
2120 // they require (neglecting out_preserve_stack_slots but space for storing
a61af66fc99e Initial load
duke
parents:
diff changeset
2121 // the 1st six register arguments). It's weird see int_stk_helper.
a61af66fc99e Initial load
duke
parents:
diff changeset
2122 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2123 int out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2124 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, total_c_args);
a61af66fc99e Initial load
duke
parents:
diff changeset
2125
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2126 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2127 // Critical natives may have to call out so they need a save area
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2128 // for register arguments.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2129 int double_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2130 int single_slots = 0;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2131 for ( int i = 0; i < total_in_args; i++) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2132 if (in_regs[i].first()->is_Register()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2133 const Register reg = in_regs[i].first()->as_Register();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2134 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2135 case T_ARRAY:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2136 case T_BOOLEAN:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2137 case T_BYTE:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2138 case T_SHORT:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2139 case T_CHAR:
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2140 case T_INT: assert(reg->is_in(), "don't need to save these"); break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2141 case T_LONG: if (reg->is_global()) double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2142 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2143 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2144 } else if (in_regs[i].first()->is_FloatRegister()) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2145 switch (in_sig_bt[i]) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2146 case T_FLOAT: single_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2147 case T_DOUBLE: double_slots++; break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2148 default: ShouldNotReachHere();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2149 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2150 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2151 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2152 total_save_slots = double_slots * 2 + single_slots;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2153 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2154
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2155 // Compute framesize for the wrapper. We need to handlize all oops in
a61af66fc99e Initial load
duke
parents:
diff changeset
2156 // registers. We must create space for them here that is disjoint from
a61af66fc99e Initial load
duke
parents:
diff changeset
2157 // the windowed save area because we have no control over when we might
a61af66fc99e Initial load
duke
parents:
diff changeset
2158 // flush the window again and overwrite values that gc has since modified.
a61af66fc99e Initial load
duke
parents:
diff changeset
2159 // (The live window race)
a61af66fc99e Initial load
duke
parents:
diff changeset
2160 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2161 // We always just allocate 6 word for storing down these object. This allow
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 // us to simply record the base and use the Ireg number to decide which
a61af66fc99e Initial load
duke
parents:
diff changeset
2163 // slot to use. (Note that the reg number is the inbound number not the
a61af66fc99e Initial load
duke
parents:
diff changeset
2164 // outbound number).
a61af66fc99e Initial load
duke
parents:
diff changeset
2165 // We must shuffle args to match the native convention, and include var-args space.
a61af66fc99e Initial load
duke
parents:
diff changeset
2166
a61af66fc99e Initial load
duke
parents:
diff changeset
2167 // Calculate the total number of stack slots we will need.
a61af66fc99e Initial load
duke
parents:
diff changeset
2168
a61af66fc99e Initial load
duke
parents:
diff changeset
2169 // First count the abi requirement plus all of the outgoing args
a61af66fc99e Initial load
duke
parents:
diff changeset
2170 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2171
a61af66fc99e Initial load
duke
parents:
diff changeset
2172 // Now the space for the inbound oop handle area
a61af66fc99e Initial load
duke
parents:
diff changeset
2173
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2174 int oop_handle_offset = round_to(stack_slots, 2);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2175 stack_slots += total_save_slots;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2176
a61af66fc99e Initial load
duke
parents:
diff changeset
2177 // Now any space we need for handlizing a klass if static method
a61af66fc99e Initial load
duke
parents:
diff changeset
2178
a61af66fc99e Initial load
duke
parents:
diff changeset
2179 int klass_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2180 int klass_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2181 int lock_slot_offset = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2182 bool is_static = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2183
a61af66fc99e Initial load
duke
parents:
diff changeset
2184 if (method->is_static()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2185 klass_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2186 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
2187 klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
2188 is_static = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2189 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2190
a61af66fc99e Initial load
duke
parents:
diff changeset
2191 // Plus a lock if needed
a61af66fc99e Initial load
duke
parents:
diff changeset
2192
a61af66fc99e Initial load
duke
parents:
diff changeset
2193 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2194 lock_slot_offset = stack_slots;
a61af66fc99e Initial load
duke
parents:
diff changeset
2195 stack_slots += VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
2196 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2197
a61af66fc99e Initial load
duke
parents:
diff changeset
2198 // Now a place to save return value or as a temporary for any gpr -> fpr moves
a61af66fc99e Initial load
duke
parents:
diff changeset
2199 stack_slots += 2;
a61af66fc99e Initial load
duke
parents:
diff changeset
2200
a61af66fc99e Initial load
duke
parents:
diff changeset
2201 // Ok The space we have allocated will look like:
a61af66fc99e Initial load
duke
parents:
diff changeset
2202 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2203 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2204 // FP-> | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2205 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2206 // | 2 slots for moves |
a61af66fc99e Initial load
duke
parents:
diff changeset
2207 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2208 // | lock box (if sync) |
a61af66fc99e Initial load
duke
parents:
diff changeset
2209 // |---------------------| <- lock_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2210 // | klass (if static) |
a61af66fc99e Initial load
duke
parents:
diff changeset
2211 // |---------------------| <- klass_slot_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2212 // | oopHandle area |
a61af66fc99e Initial load
duke
parents:
diff changeset
2213 // |---------------------| <- oop_handle_offset
a61af66fc99e Initial load
duke
parents:
diff changeset
2214 // | outbound memory |
a61af66fc99e Initial load
duke
parents:
diff changeset
2215 // | based arguments |
a61af66fc99e Initial load
duke
parents:
diff changeset
2216 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2217 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2218 // | vararg area |
a61af66fc99e Initial load
duke
parents:
diff changeset
2219 // |---------------------|
a61af66fc99e Initial load
duke
parents:
diff changeset
2220 // | |
a61af66fc99e Initial load
duke
parents:
diff changeset
2221 // SP-> | out_preserved_slots |
a61af66fc99e Initial load
duke
parents:
diff changeset
2222 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2223 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2224
a61af66fc99e Initial load
duke
parents:
diff changeset
2225
a61af66fc99e Initial load
duke
parents:
diff changeset
2226 // Now compute actual number of stack words we need rounding to make
a61af66fc99e Initial load
duke
parents:
diff changeset
2227 // stack properly aligned.
a61af66fc99e Initial load
duke
parents:
diff changeset
2228 stack_slots = round_to(stack_slots, 2 * VMRegImpl::slots_per_word);
a61af66fc99e Initial load
duke
parents:
diff changeset
2229
a61af66fc99e Initial load
duke
parents:
diff changeset
2230 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
2231
a61af66fc99e Initial load
duke
parents:
diff changeset
2232 // Generate stack overflow check before creating frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2233 __ generate_stack_overflow_check(stack_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
2234
a61af66fc99e Initial load
duke
parents:
diff changeset
2235 // Generate a new frame for the wrapper.
a61af66fc99e Initial load
duke
parents:
diff changeset
2236 __ save(SP, -stack_size, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
2237
a61af66fc99e Initial load
duke
parents:
diff changeset
2238 int frame_complete = ((intptr_t)__ pc()) - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
2239
a61af66fc99e Initial load
duke
parents:
diff changeset
2240 __ verify_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
2241
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2242 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2243 check_needs_gc_for_critical_native(masm, stack_slots, total_in_args,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2244 oop_handle_offset, oop_maps, in_regs, in_sig_bt);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2245 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2246
a61af66fc99e Initial load
duke
parents:
diff changeset
2247 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2248 // We immediately shuffle the arguments so that any vm call we have to
a61af66fc99e Initial load
duke
parents:
diff changeset
2249 // make from here on out (sync slow path, jvmti, etc.) we will have
a61af66fc99e Initial load
duke
parents:
diff changeset
2250 // captured the oops from our caller and have a valid oopMap for
a61af66fc99e Initial load
duke
parents:
diff changeset
2251 // them.
a61af66fc99e Initial load
duke
parents:
diff changeset
2252
a61af66fc99e Initial load
duke
parents:
diff changeset
2253 // -----------------
a61af66fc99e Initial load
duke
parents:
diff changeset
2254 // The Grand Shuffle
a61af66fc99e Initial load
duke
parents:
diff changeset
2255 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2256 // Natives require 1 or 2 extra arguments over the normal ones: the JNIEnv*
a61af66fc99e Initial load
duke
parents:
diff changeset
2257 // (derived from JavaThread* which is in L7_thread_cache) and, if static,
a61af66fc99e Initial load
duke
parents:
diff changeset
2258 // the class mirror instead of a receiver. This pretty much guarantees that
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 // register layout will not match. We ignore these extra arguments during
a61af66fc99e Initial load
duke
parents:
diff changeset
2260 // the shuffle. The shuffle is described by the two calling convention
a61af66fc99e Initial load
duke
parents:
diff changeset
2261 // vectors we have in our possession. We simply walk the java vector to
a61af66fc99e Initial load
duke
parents:
diff changeset
2262 // get the source locations and the c vector to get the destinations.
a61af66fc99e Initial load
duke
parents:
diff changeset
2263 // Because we have a new window and the argument registers are completely
a61af66fc99e Initial load
duke
parents:
diff changeset
2264 // disjoint ( I0 -> O1, I1 -> O2, ...) we have nothing to worry about
a61af66fc99e Initial load
duke
parents:
diff changeset
2265 // here.
a61af66fc99e Initial load
duke
parents:
diff changeset
2266
a61af66fc99e Initial load
duke
parents:
diff changeset
2267 // This is a trick. We double the stack slots so we can claim
a61af66fc99e Initial load
duke
parents:
diff changeset
2268 // the oops in the caller's frame. Since we are sure to have
a61af66fc99e Initial load
duke
parents:
diff changeset
2269 // more args than the caller doubling is enough to make
a61af66fc99e Initial load
duke
parents:
diff changeset
2270 // sure we can capture all the incoming oop args from the
a61af66fc99e Initial load
duke
parents:
diff changeset
2271 // caller.
a61af66fc99e Initial load
duke
parents:
diff changeset
2272 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2273 OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
a61af66fc99e Initial load
duke
parents:
diff changeset
2274 // Record sp-based slot for receiver on stack for non-static methods
a61af66fc99e Initial load
duke
parents:
diff changeset
2275 int receiver_offset = -1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2276
a61af66fc99e Initial load
duke
parents:
diff changeset
2277 // We move the arguments backward because the floating point registers
a61af66fc99e Initial load
duke
parents:
diff changeset
2278 // destination will always be to a register with a greater or equal register
a61af66fc99e Initial load
duke
parents:
diff changeset
2279 // number or the stack.
a61af66fc99e Initial load
duke
parents:
diff changeset
2280
a61af66fc99e Initial load
duke
parents:
diff changeset
2281 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2282 bool reg_destroyed[RegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
2283 bool freg_destroyed[FloatRegisterImpl::number_of_registers];
a61af66fc99e Initial load
duke
parents:
diff changeset
2284 for ( int r = 0 ; r < RegisterImpl::number_of_registers ; r++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2285 reg_destroyed[r] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2286 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2287 for ( int f = 0 ; f < FloatRegisterImpl::number_of_registers ; f++ ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2288 freg_destroyed[f] = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2289 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2290
a61af66fc99e Initial load
duke
parents:
diff changeset
2291 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2292
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2293 for ( int i = total_in_args - 1, c_arg = total_c_args - 1; i >= 0 ; i--, c_arg-- ) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2294
a61af66fc99e Initial load
duke
parents:
diff changeset
2295 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2296 if (in_regs[i].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2297 assert(!reg_destroyed[in_regs[i].first()->as_Register()->encoding()], "ack!");
a61af66fc99e Initial load
duke
parents:
diff changeset
2298 } else if (in_regs[i].first()->is_FloatRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2299 assert(!freg_destroyed[in_regs[i].first()->as_FloatRegister()->encoding(FloatRegisterImpl::S)], "ack!");
a61af66fc99e Initial load
duke
parents:
diff changeset
2300 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2301 if (out_regs[c_arg].first()->is_Register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2302 reg_destroyed[out_regs[c_arg].first()->as_Register()->encoding()] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2303 } else if (out_regs[c_arg].first()->is_FloatRegister()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2304 freg_destroyed[out_regs[c_arg].first()->as_FloatRegister()->encoding(FloatRegisterImpl::S)] = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2306 #endif /* ASSERT */
a61af66fc99e Initial load
duke
parents:
diff changeset
2307
a61af66fc99e Initial load
duke
parents:
diff changeset
2308 switch (in_sig_bt[i]) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2309 case T_ARRAY:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2310 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2311 unpack_array_argument(masm, in_regs[i], in_elem_bt[i], out_regs[c_arg], out_regs[c_arg - 1]);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2312 c_arg--;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2313 break;
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2314 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2315 case T_OBJECT:
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2316 assert(!is_critical_native, "no oop arguments");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
a61af66fc99e Initial load
duke
parents:
diff changeset
2318 ((i == 0) && (!is_static)),
a61af66fc99e Initial load
duke
parents:
diff changeset
2319 &receiver_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
2320 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 case T_VOID:
a61af66fc99e Initial load
duke
parents:
diff changeset
2322 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2323
a61af66fc99e Initial load
duke
parents:
diff changeset
2324 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
2325 float_move(masm, in_regs[i], out_regs[c_arg]);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2326 break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2327
a61af66fc99e Initial load
duke
parents:
diff changeset
2328 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
2329 assert( i + 1 < total_in_args &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2330 in_sig_bt[i + 1] == T_VOID &&
a61af66fc99e Initial load
duke
parents:
diff changeset
2331 out_sig_bt[c_arg+1] == T_VOID, "bad arg list");
a61af66fc99e Initial load
duke
parents:
diff changeset
2332 double_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2333 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2334
a61af66fc99e Initial load
duke
parents:
diff changeset
2335 case T_LONG :
a61af66fc99e Initial load
duke
parents:
diff changeset
2336 long_move(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2337 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2338
a61af66fc99e Initial load
duke
parents:
diff changeset
2339 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
a61af66fc99e Initial load
duke
parents:
diff changeset
2340
a61af66fc99e Initial load
duke
parents:
diff changeset
2341 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
2342 move32_64(masm, in_regs[i], out_regs[c_arg]);
a61af66fc99e Initial load
duke
parents:
diff changeset
2343 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2344 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2345
a61af66fc99e Initial load
duke
parents:
diff changeset
2346 // Pre-load a static method's oop into O1. Used both by locking code and
a61af66fc99e Initial load
duke
parents:
diff changeset
2347 // the normal JNI call code.
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2348 if (method->is_static() && !is_critical_native) {
6940
18fb7da42534 8000725: NPG: method_holder() and pool_holder() and pool_holder field should be InstanceKlass
coleenp
parents: 6792
diff changeset
2349 __ set_oop_constant(JNIHandles::make_local(method->method_holder()->java_mirror()), O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2350
a61af66fc99e Initial load
duke
parents:
diff changeset
2351 // Now handlize the static class mirror in O1. It's known not-null.
a61af66fc99e Initial load
duke
parents:
diff changeset
2352 __ st_ptr(O1, SP, klass_offset + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
2353 map->set_oop(VMRegImpl::stack2reg(klass_slot_offset));
a61af66fc99e Initial load
duke
parents:
diff changeset
2354 __ add(SP, klass_offset + STACK_BIAS, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2355 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2356
a61af66fc99e Initial load
duke
parents:
diff changeset
2357
a61af66fc99e Initial load
duke
parents:
diff changeset
2358 const Register L6_handle = L6;
a61af66fc99e Initial load
duke
parents:
diff changeset
2359
a61af66fc99e Initial load
duke
parents:
diff changeset
2360 if (method->is_synchronized()) {
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2361 assert(!is_critical_native, "unhandled");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2362 __ mov(O1, L6_handle);
a61af66fc99e Initial load
duke
parents:
diff changeset
2363 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2364
a61af66fc99e Initial load
duke
parents:
diff changeset
2365 // We have all of the arguments setup at this point. We MUST NOT touch any Oregs
a61af66fc99e Initial load
duke
parents:
diff changeset
2366 // except O6/O7. So if we must call out we must push a new frame. We immediately
a61af66fc99e Initial load
duke
parents:
diff changeset
2367 // push a new frame and flush the windows.
a61af66fc99e Initial load
duke
parents:
diff changeset
2368 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2369 intptr_t thepc = (intptr_t) __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2370 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2371 address here = __ pc();
a61af66fc99e Initial load
duke
parents:
diff changeset
2372 // Call the next instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
2373 __ call(here + 8, relocInfo::none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2374 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2375 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2376 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
2377 intptr_t thepc = __ load_pc_address(O7, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2378 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
2379
a61af66fc99e Initial load
duke
parents:
diff changeset
2380 // We use the same pc/oopMap repeatedly when we call out
a61af66fc99e Initial load
duke
parents:
diff changeset
2381 oop_maps->add_gc_map(thepc - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
2382
a61af66fc99e Initial load
duke
parents:
diff changeset
2383 // O7 now has the pc loaded that we will use when we finally call to native.
a61af66fc99e Initial load
duke
parents:
diff changeset
2384
a61af66fc99e Initial load
duke
parents:
diff changeset
2385 // Save thread in L7; it crosses a bunch of VM calls below
a61af66fc99e Initial load
duke
parents:
diff changeset
2386 // Don't use save_thread because it smashes G2 and we merely
a61af66fc99e Initial load
duke
parents:
diff changeset
2387 // want to save a copy
a61af66fc99e Initial load
duke
parents:
diff changeset
2388 __ mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
2389
a61af66fc99e Initial load
duke
parents:
diff changeset
2390
a61af66fc99e Initial load
duke
parents:
diff changeset
2391 // If we create an inner frame once is plenty
a61af66fc99e Initial load
duke
parents:
diff changeset
2392 // when we create it we must also save G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2393 bool inner_frame_created = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2394
a61af66fc99e Initial load
duke
parents:
diff changeset
2395 // dtrace method entry support
a61af66fc99e Initial load
duke
parents:
diff changeset
2396 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2397 SkipIfEqual skip_if(
a61af66fc99e Initial load
duke
parents:
diff changeset
2398 masm, G3_scratch, &DTraceMethodProbes, Assembler::zero);
a61af66fc99e Initial load
duke
parents:
diff changeset
2399 // create inner frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2400 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2401 __ mov(G2_thread, L7_thread_cache);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2402 __ set_metadata_constant(method(), O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2403 __ call_VM_leaf(L7_thread_cache,
a61af66fc99e Initial load
duke
parents:
diff changeset
2404 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
a61af66fc99e Initial load
duke
parents:
diff changeset
2405 G2_thread, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2406 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2407 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2408
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2409 // RedefineClasses() tracing support for obsolete method entry
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2410 if (RC_TRACE_IN_RANGE(0x00001000, 0x00002000)) {
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2411 // create inner frame
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2412 __ save_frame(0);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2413 __ mov(G2_thread, L7_thread_cache);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2414 __ set_metadata_constant(method(), O1);
610
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2415 __ call_VM_leaf(L7_thread_cache,
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2416 CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2417 G2_thread, O1);
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2418 __ restore();
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2419 }
70998f2e05ef 6805864: 4/3 Problem with jvmti->redefineClasses: some methods don't get redefined
dcubed
parents: 362
diff changeset
2420
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2421 // We are in the jni frame unless saved_frame is true in which case
a61af66fc99e Initial load
duke
parents:
diff changeset
2422 // we are in one frame deeper (the "inner" frame). If we are in the
a61af66fc99e Initial load
duke
parents:
diff changeset
2423 // "inner" frames the args are in the Iregs and if the jni frame then
a61af66fc99e Initial load
duke
parents:
diff changeset
2424 // they are in the Oregs.
a61af66fc99e Initial load
duke
parents:
diff changeset
2425 // If we ever need to go to the VM (for locking, jvmti) then
a61af66fc99e Initial load
duke
parents:
diff changeset
2426 // we will always be in the "inner" frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
2427
a61af66fc99e Initial load
duke
parents:
diff changeset
2428 // Lock a synchronized method
a61af66fc99e Initial load
duke
parents:
diff changeset
2429 int lock_offset = -1; // Set if locked
a61af66fc99e Initial load
duke
parents:
diff changeset
2430 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2431 Register Roop = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
2432 const Register L3_box = L3;
a61af66fc99e Initial load
duke
parents:
diff changeset
2433
a61af66fc99e Initial load
duke
parents:
diff changeset
2434 create_inner_frame(masm, &inner_frame_created);
a61af66fc99e Initial load
duke
parents:
diff changeset
2435
a61af66fc99e Initial load
duke
parents:
diff changeset
2436 __ ld_ptr(I1, 0, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2437 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2438
a61af66fc99e Initial load
duke
parents:
diff changeset
2439 lock_offset = (lock_slot_offset * VMRegImpl::stack_slot_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
2440 __ add(FP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2441 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2442 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2443 // making the box point to itself will make it clear it went unused
a61af66fc99e Initial load
duke
parents:
diff changeset
2444 // but also be obviously invalid
a61af66fc99e Initial load
duke
parents:
diff changeset
2445 __ st_ptr(L3_box, L3_box, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2446 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2447 #endif // ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2448 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2449 // Compiler_lock_object (Roop, Rmark, Rbox, Rscratch) -- kills Rmark, Rbox, Rscratch
a61af66fc99e Initial load
duke
parents:
diff changeset
2450 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2451 __ compiler_lock_object(Roop, L1, L3_box, L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2452 __ br(Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2453 __ delayed() -> add(FP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2454
a61af66fc99e Initial load
duke
parents:
diff changeset
2455
a61af66fc99e Initial load
duke
parents:
diff changeset
2456 // None of the above fast optimizations worked so we have to get into the
a61af66fc99e Initial load
duke
parents:
diff changeset
2457 // slow case of monitor enter. Inline a special case of call_VM that
a61af66fc99e Initial load
duke
parents:
diff changeset
2458 // disallows any pending_exception.
a61af66fc99e Initial load
duke
parents:
diff changeset
2459 __ mov(Roop, O0); // Need oop in O0
a61af66fc99e Initial load
duke
parents:
diff changeset
2460 __ mov(L3_box, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2461
a61af66fc99e Initial load
duke
parents:
diff changeset
2462 // Record last_Java_sp, in case the VM code releases the JVM lock.
a61af66fc99e Initial load
duke
parents:
diff changeset
2463
a61af66fc99e Initial load
duke
parents:
diff changeset
2464 __ set_last_Java_frame(FP, I7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2465
a61af66fc99e Initial load
duke
parents:
diff changeset
2466 // do the call
a61af66fc99e Initial load
duke
parents:
diff changeset
2467 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
2468 __ delayed()->mov(L7_thread_cache, O2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2469
a61af66fc99e Initial load
duke
parents:
diff changeset
2470 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2471 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
2472
a61af66fc99e Initial load
duke
parents:
diff changeset
2473 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2474 { Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2475 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O0);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2476 __ br_null_short(O0, Assembler::pt, L);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2477 __ stop("no pending exception allowed on exit from IR::monitorenter");
a61af66fc99e Initial load
duke
parents:
diff changeset
2478 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2479 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2480 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2481 __ bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2482 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2483
a61af66fc99e Initial load
duke
parents:
diff changeset
2484
a61af66fc99e Initial load
duke
parents:
diff changeset
2485 // Finally just about ready to make the JNI call
a61af66fc99e Initial load
duke
parents:
diff changeset
2486
10997
46c544b8fbfc 8008407: remove SPARC V8 support
morris
parents: 7204
diff changeset
2487 __ flushw();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2488 if (inner_frame_created) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2489 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2490 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2491 // Store only what we need from this frame
a61af66fc99e Initial load
duke
parents:
diff changeset
2492 // QQQ I think that non-v9 (like we care) we don't need these saves
a61af66fc99e Initial load
duke
parents:
diff changeset
2493 // either as the flush traps and the current window goes too.
a61af66fc99e Initial load
duke
parents:
diff changeset
2494 __ st_ptr(FP, SP, FP->sp_offset_in_saved_window()*wordSize + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
2495 __ st_ptr(I7, SP, I7->sp_offset_in_saved_window()*wordSize + STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
2496 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2497
a61af66fc99e Initial load
duke
parents:
diff changeset
2498 // get JNIEnv* which is first argument to native
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2499 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2500 __ add(G2_thread, in_bytes(JavaThread::jni_environment_offset()), O0);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2501 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2502
a61af66fc99e Initial load
duke
parents:
diff changeset
2503 // Use that pc we placed in O7 a while back as the current frame anchor
a61af66fc99e Initial load
duke
parents:
diff changeset
2504 __ set_last_Java_frame(SP, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
2505
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2506 // We flushed the windows ages ago now mark them as flushed before transitioning.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2507 __ set(JavaFrameAnchor::flushed, G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2508 __ st(G3_scratch, G2_thread, JavaThread::frame_anchor_offset() + JavaFrameAnchor::flags_offset());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2509
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2510 // Transition from _thread_in_Java to _thread_in_native.
a61af66fc99e Initial load
duke
parents:
diff changeset
2511 __ set(_thread_in_native, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
2512
a61af66fc99e Initial load
duke
parents:
diff changeset
2513 #ifdef _LP64
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2514 AddressLiteral dest(native_func);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2515 __ relocate(relocInfo::runtime_call_type);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2516 __ jumpl_to(dest, O7, O7);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2517 #else
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2518 __ call(native_func, relocInfo::runtime_call_type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2519 #endif
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2520 __ delayed()->st(G3_scratch, G2_thread, JavaThread::thread_state_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2521
a61af66fc99e Initial load
duke
parents:
diff changeset
2522 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2523
a61af66fc99e Initial load
duke
parents:
diff changeset
2524 // Unpack native results. For int-types, we do any needed sign-extension
a61af66fc99e Initial load
duke
parents:
diff changeset
2525 // and move things into I0. The return value there will survive any VM
a61af66fc99e Initial load
duke
parents:
diff changeset
2526 // calls for blocking or unlocking. An FP or OOP result (handle) is done
a61af66fc99e Initial load
duke
parents:
diff changeset
2527 // specially in the slow-path code.
a61af66fc99e Initial load
duke
parents:
diff changeset
2528 switch (ret_type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2529 case T_VOID: break; // Nothing to do!
a61af66fc99e Initial load
duke
parents:
diff changeset
2530 case T_FLOAT: break; // Got it where we want it (unless slow-path)
a61af66fc99e Initial load
duke
parents:
diff changeset
2531 case T_DOUBLE: break; // Got it where we want it (unless slow-path)
a61af66fc99e Initial load
duke
parents:
diff changeset
2532 // In 64 bits build result is in O0, in O0, O1 in 32bit build
a61af66fc99e Initial load
duke
parents:
diff changeset
2533 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
2534 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2535 __ mov(O1, I1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2536 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2537 // Fall thru
a61af66fc99e Initial load
duke
parents:
diff changeset
2538 case T_OBJECT: // Really a handle
a61af66fc99e Initial load
duke
parents:
diff changeset
2539 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
2540 case T_INT:
a61af66fc99e Initial load
duke
parents:
diff changeset
2541 __ mov(O0, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2542 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2543 case T_BOOLEAN: __ subcc(G0, O0, G0); __ addc(G0, 0, I0); break; // !0 => true; 0 => false
a61af66fc99e Initial load
duke
parents:
diff changeset
2544 case T_BYTE : __ sll(O0, 24, O0); __ sra(O0, 24, I0); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2545 case T_CHAR : __ sll(O0, 16, O0); __ srl(O0, 16, I0); break; // cannot use and3, 0xFFFF too big as immediate value!
a61af66fc99e Initial load
duke
parents:
diff changeset
2546 case T_SHORT : __ sll(O0, 16, O0); __ sra(O0, 16, I0); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
2547 break; // Cannot de-handlize until after reclaiming jvm_lock
a61af66fc99e Initial load
duke
parents:
diff changeset
2548 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
2549 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
2550 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2551
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2552 Label after_transition;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2553 // must we block?
a61af66fc99e Initial load
duke
parents:
diff changeset
2554
a61af66fc99e Initial load
duke
parents:
diff changeset
2555 // Block, if necessary, before resuming in _thread_in_Java state.
a61af66fc99e Initial load
duke
parents:
diff changeset
2556 // In order for GC to work, don't clear the last_Java_sp until after blocking.
a61af66fc99e Initial load
duke
parents:
diff changeset
2557 { Label no_block;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2558 AddressLiteral sync_state(SafepointSynchronize::address_of_state());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2559
a61af66fc99e Initial load
duke
parents:
diff changeset
2560 // Switch thread to "native transition" state before reading the synchronization state.
a61af66fc99e Initial load
duke
parents:
diff changeset
2561 // This additional state is necessary because reading and testing the synchronization
a61af66fc99e Initial load
duke
parents:
diff changeset
2562 // state is not atomic w.r.t. GC, as this scenario demonstrates:
a61af66fc99e Initial load
duke
parents:
diff changeset
2563 // Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
a61af66fc99e Initial load
duke
parents:
diff changeset
2564 // VM thread changes sync state to synchronizing and suspends threads for GC.
a61af66fc99e Initial load
duke
parents:
diff changeset
2565 // Thread A is resumed to finish this native method, but doesn't block here since it
a61af66fc99e Initial load
duke
parents:
diff changeset
2566 // didn't see any synchronization is progress, and escapes.
a61af66fc99e Initial load
duke
parents:
diff changeset
2567 __ set(_thread_in_native_trans, G3_scratch);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2568 __ st(G3_scratch, G2_thread, JavaThread::thread_state_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2569 if(os::is_MP()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2570 if (UseMembar) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2571 // Force this write out before the read below
a61af66fc99e Initial load
duke
parents:
diff changeset
2572 __ membar(Assembler::StoreLoad);
a61af66fc99e Initial load
duke
parents:
diff changeset
2573 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2574 // Write serialization page so VM thread can do a pseudo remote membar.
a61af66fc99e Initial load
duke
parents:
diff changeset
2575 // We use the current thread pointer to calculate a thread specific
a61af66fc99e Initial load
duke
parents:
diff changeset
2576 // offset to write to within the page. This minimizes bus traffic
a61af66fc99e Initial load
duke
parents:
diff changeset
2577 // due to cache line collision.
a61af66fc99e Initial load
duke
parents:
diff changeset
2578 __ serialize_memory(G2_thread, G1_scratch, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
2579 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2580 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2581 __ load_contents(sync_state, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
2582 __ cmp(G3_scratch, SafepointSynchronize::_not_synchronized);
a61af66fc99e Initial load
duke
parents:
diff changeset
2583
a61af66fc99e Initial load
duke
parents:
diff changeset
2584 Label L;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2585 Address suspend_state(G2_thread, JavaThread::suspend_flags_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2586 __ br(Assembler::notEqual, false, Assembler::pn, L);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2587 __ delayed()->ld(suspend_state, G3_scratch);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2588 __ cmp_and_br_short(G3_scratch, 0, Assembler::equal, Assembler::pt, no_block);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2589 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2590
a61af66fc99e Initial load
duke
parents:
diff changeset
2591 // Block. Save any potential method result value before the operation and
a61af66fc99e Initial load
duke
parents:
diff changeset
2592 // use a leaf call to leave the last_Java_frame setup undisturbed. Doing this
a61af66fc99e Initial load
duke
parents:
diff changeset
2593 // lets us share the oopMap we used when we went native rather the create
a61af66fc99e Initial load
duke
parents:
diff changeset
2594 // a distinct one for this pc
a61af66fc99e Initial load
duke
parents:
diff changeset
2595 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2596 save_native_result(masm, ret_type, stack_slots);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2597 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2598 __ call_VM_leaf(L7_thread_cache,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2599 CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans),
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2600 G2_thread);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2601 } else {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2602 __ call_VM_leaf(L7_thread_cache,
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2603 CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans_and_transition),
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2604 G2_thread);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2605 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2606
a61af66fc99e Initial load
duke
parents:
diff changeset
2607 // Restore any method result value
a61af66fc99e Initial load
duke
parents:
diff changeset
2608 restore_native_result(masm, ret_type, stack_slots);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2609
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2610 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2611 // The call above performed the transition to thread_in_Java so
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2612 // skip the transition logic below.
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2613 __ ba(after_transition);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2614 __ delayed()->nop();
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2615 }
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2616
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2617 __ bind(no_block);
a61af66fc99e Initial load
duke
parents:
diff changeset
2618 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2619
a61af66fc99e Initial load
duke
parents:
diff changeset
2620 // thread state is thread_in_native_trans. Any safepoint blocking has already
a61af66fc99e Initial load
duke
parents:
diff changeset
2621 // happened so we can now change state to _thread_in_Java.
a61af66fc99e Initial load
duke
parents:
diff changeset
2622 __ set(_thread_in_Java, G3_scratch);
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2623 __ st(G3_scratch, G2_thread, JavaThread::thread_state_offset());
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2624 __ bind(after_transition);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2625
a61af66fc99e Initial load
duke
parents:
diff changeset
2626 Label no_reguard;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2627 __ ld(G2_thread, JavaThread::stack_guard_state_offset(), G3_scratch);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2628 __ cmp_and_br_short(G3_scratch, JavaThread::stack_guard_yellow_disabled, Assembler::notEqual, Assembler::pt, no_reguard);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2629
a61af66fc99e Initial load
duke
parents:
diff changeset
2630 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2631 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages));
a61af66fc99e Initial load
duke
parents:
diff changeset
2632 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
2633
a61af66fc99e Initial load
duke
parents:
diff changeset
2634 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2635 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2636
a61af66fc99e Initial load
duke
parents:
diff changeset
2637 __ bind(no_reguard);
a61af66fc99e Initial load
duke
parents:
diff changeset
2638
a61af66fc99e Initial load
duke
parents:
diff changeset
2639 // Handle possible exception (will unlock if necessary)
a61af66fc99e Initial load
duke
parents:
diff changeset
2640
a61af66fc99e Initial load
duke
parents:
diff changeset
2641 // native result if any is live in freg or I0 (and I1 if long and 32bit vm)
a61af66fc99e Initial load
duke
parents:
diff changeset
2642
a61af66fc99e Initial load
duke
parents:
diff changeset
2643 // Unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2644 if (method->is_synchronized()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2645 Label done;
a61af66fc99e Initial load
duke
parents:
diff changeset
2646 Register I2_ex_oop = I2;
a61af66fc99e Initial load
duke
parents:
diff changeset
2647 const Register L3_box = L3;
a61af66fc99e Initial load
duke
parents:
diff changeset
2648 // Get locked oop from the handle we passed to jni
a61af66fc99e Initial load
duke
parents:
diff changeset
2649 __ ld_ptr(L6_handle, 0, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
2650 __ add(SP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2651 // Must save pending exception around the slow-path VM call. Since it's a
a61af66fc99e Initial load
duke
parents:
diff changeset
2652 // leaf call, the pending exception (if any) can be kept in a register.
a61af66fc99e Initial load
duke
parents:
diff changeset
2653 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), I2_ex_oop);
a61af66fc99e Initial load
duke
parents:
diff changeset
2654 // Now unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
2655 // (Roop, Rmark, Rbox, Rscratch)
a61af66fc99e Initial load
duke
parents:
diff changeset
2656 __ compiler_unlock_object(L4, L1, L3_box, L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
2657 __ br(Assembler::equal, false, Assembler::pt, done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2658 __ delayed()-> add(SP, lock_offset+STACK_BIAS, L3_box);
a61af66fc99e Initial load
duke
parents:
diff changeset
2659
a61af66fc99e Initial load
duke
parents:
diff changeset
2660 // save and restore any potential method result value around the unlocking
a61af66fc99e Initial load
duke
parents:
diff changeset
2661 // operation. Will save in I0 (or stack for FP returns).
a61af66fc99e Initial load
duke
parents:
diff changeset
2662 save_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2663
a61af66fc99e Initial load
duke
parents:
diff changeset
2664 // Must clear pending-exception before re-entering the VM. Since this is
a61af66fc99e Initial load
duke
parents:
diff changeset
2665 // a leaf call, pending-exception-oop can be safely kept in a register.
a61af66fc99e Initial load
duke
parents:
diff changeset
2666 __ st_ptr(G0, G2_thread, in_bytes(Thread::pending_exception_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2667
a61af66fc99e Initial load
duke
parents:
diff changeset
2668 // slow case of monitor enter. Inline a special case of call_VM that
a61af66fc99e Initial load
duke
parents:
diff changeset
2669 // disallows any pending_exception.
a61af66fc99e Initial load
duke
parents:
diff changeset
2670 __ mov(L3_box, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2671
a61af66fc99e Initial load
duke
parents:
diff changeset
2672 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
2673 __ delayed()->mov(L4, O0); // Need oop in O0
a61af66fc99e Initial load
duke
parents:
diff changeset
2674
a61af66fc99e Initial load
duke
parents:
diff changeset
2675 __ restore_thread(L7_thread_cache); // restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
2676
a61af66fc99e Initial load
duke
parents:
diff changeset
2677 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2678 { Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2679 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O0);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2680 __ br_null_short(O0, Assembler::pt, L);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2681 __ stop("no pending exception allowed on exit from IR::monitorexit");
a61af66fc99e Initial load
duke
parents:
diff changeset
2682 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2683 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2684 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2685 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2686 // check_forward_pending_exception jump to forward_exception if any pending
a61af66fc99e Initial load
duke
parents:
diff changeset
2687 // exception is set. The forward_exception routine expects to see the
a61af66fc99e Initial load
duke
parents:
diff changeset
2688 // exception in pending_exception and not in a register. Kind of clumsy,
a61af66fc99e Initial load
duke
parents:
diff changeset
2689 // since all folks who branch to forward_exception must have tested
a61af66fc99e Initial load
duke
parents:
diff changeset
2690 // pending_exception first and hence have it in a register already.
a61af66fc99e Initial load
duke
parents:
diff changeset
2691 __ st_ptr(I2_ex_oop, G2_thread, in_bytes(Thread::pending_exception_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
2692 __ bind(done);
a61af66fc99e Initial load
duke
parents:
diff changeset
2693 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2694
a61af66fc99e Initial load
duke
parents:
diff changeset
2695 // Tell dtrace about this method exit
a61af66fc99e Initial load
duke
parents:
diff changeset
2696 {
a61af66fc99e Initial load
duke
parents:
diff changeset
2697 SkipIfEqual skip_if(
a61af66fc99e Initial load
duke
parents:
diff changeset
2698 masm, G3_scratch, &DTraceMethodProbes, Assembler::zero);
a61af66fc99e Initial load
duke
parents:
diff changeset
2699 save_native_result(masm, ret_type, stack_slots);
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
2700 __ set_metadata_constant(method(), O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2701 __ call_VM_leaf(L7_thread_cache,
a61af66fc99e Initial load
duke
parents:
diff changeset
2702 CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
a61af66fc99e Initial load
duke
parents:
diff changeset
2703 G2_thread, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
2704 restore_native_result(masm, ret_type, stack_slots);
a61af66fc99e Initial load
duke
parents:
diff changeset
2705 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2706
a61af66fc99e Initial load
duke
parents:
diff changeset
2707 // Clear "last Java frame" SP and PC.
a61af66fc99e Initial load
duke
parents:
diff changeset
2708 __ verify_thread(); // G2_thread must be correct
a61af66fc99e Initial load
duke
parents:
diff changeset
2709 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
2710
a61af66fc99e Initial load
duke
parents:
diff changeset
2711 // Unpack oop result
a61af66fc99e Initial load
duke
parents:
diff changeset
2712 if (ret_type == T_OBJECT || ret_type == T_ARRAY) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2713 Label L;
a61af66fc99e Initial load
duke
parents:
diff changeset
2714 __ addcc(G0, I0, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2715 __ brx(Assembler::notZero, true, Assembler::pt, L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2716 __ delayed()->ld_ptr(I0, 0, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2717 __ mov(G0, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2718 __ bind(L);
a61af66fc99e Initial load
duke
parents:
diff changeset
2719 __ verify_oop(I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
2720 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2721
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2722 if (!is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2723 // reset handle block
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2724 __ ld_ptr(G2_thread, in_bytes(JavaThread::active_handles_offset()), L5);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2725 __ st_ptr(G0, L5, JNIHandleBlock::top_offset_in_bytes());
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2726
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2727 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2728 check_forward_pending_exception(masm, G3_scratch);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2729 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2730
a61af66fc99e Initial load
duke
parents:
diff changeset
2731
a61af66fc99e Initial load
duke
parents:
diff changeset
2732 // Return
a61af66fc99e Initial load
duke
parents:
diff changeset
2733
a61af66fc99e Initial load
duke
parents:
diff changeset
2734 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
2735 if (ret_type == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2736
a61af66fc99e Initial load
duke
parents:
diff changeset
2737 // Must leave proper result in O0,O1 and G1 (c2/tiered only)
a61af66fc99e Initial load
duke
parents:
diff changeset
2738 __ sllx(I0, 32, G1); // Shift bits into high G1
a61af66fc99e Initial load
duke
parents:
diff changeset
2739 __ srl (I1, 0, I1); // Zero extend O1 (harmless?)
a61af66fc99e Initial load
duke
parents:
diff changeset
2740 __ or3 (I1, G1, G1); // OR 64 bits into G1
a61af66fc99e Initial load
duke
parents:
diff changeset
2741 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2742 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2743
a61af66fc99e Initial load
duke
parents:
diff changeset
2744 __ ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
2745 __ delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
2746
a61af66fc99e Initial load
duke
parents:
diff changeset
2747 __ flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
2748
a61af66fc99e Initial load
duke
parents:
diff changeset
2749 nmethod *nm = nmethod::new_native_nmethod(method,
2405
3d58a4983660 7022998: JSR 292 recursive method handle calls inline themselves infinitely
twisti
parents: 2177
diff changeset
2750 compile_id,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2751 masm->code(),
a61af66fc99e Initial load
duke
parents:
diff changeset
2752 vep_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
2753 frame_complete,
a61af66fc99e Initial load
duke
parents:
diff changeset
2754 stack_slots / VMRegImpl::slots_per_word,
a61af66fc99e Initial load
duke
parents:
diff changeset
2755 (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
a61af66fc99e Initial load
duke
parents:
diff changeset
2756 in_ByteSize(lock_offset),
a61af66fc99e Initial load
duke
parents:
diff changeset
2757 oop_maps);
4873
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2758
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2759 if (is_critical_native) {
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2760 nm->set_lazy_critical_native(true);
0382d2b469b2 7013347: allow crypto functions to be called inline to enhance performance
never
parents: 4114
diff changeset
2761 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2762 return nm;
a61af66fc99e Initial load
duke
parents:
diff changeset
2763
a61af66fc99e Initial load
duke
parents:
diff changeset
2764 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2765
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2766 #ifdef HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2767 // ---------------------------------------------------------------------------
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2768 // Generate a dtrace nmethod for a given signature. The method takes arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2769 // in the Java compiled code convention, marshals them to the native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2770 // abi and then leaves nops at the position you would expect to call a native
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2771 // function. When the probe is enabled the nops are replaced with a trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2772 // instruction that dtrace inserts and the trace will cause a notification
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2773 // to dtrace.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2774 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2775 // The probes are only able to take primitive types and java/lang/String as
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2776 // arguments. No other java types are allowed. Strings are converted to utf8
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2777 // strings so that from dtrace point of view java strings are converted to C
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2778 // strings. There is an arbitrary fixed limit on the total space that a method
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2779 // can use for converting the strings. (256 chars per string in the signature).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2780 // So any java string larger then this is truncated.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2781
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2782 static int fp_offset[ConcreteRegisterImpl::number_of_registers] = { 0 };
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2783 static bool offsets_initialized = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2784
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2785 nmethod *SharedRuntime::generate_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2786 MacroAssembler *masm, methodHandle method) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2787
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2788
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2789 // generate_dtrace_nmethod is guarded by a mutex so we are sure to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2790 // be single threaded in this method.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2791 assert(AdapterHandlerLibrary_lock->owned_by_self(), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2792
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2793 // Fill in the signature array, for the calling-convention call.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2794 int total_args_passed = method->size_of_parameters();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2795
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2796 BasicType* in_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2797 VMRegPair *in_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2798
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2799 // The signature we are going to use for the trap that dtrace will see
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2800 // java/lang/String is converted. We drop "this" and any other object
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2801 // is converted to NULL. (A one-slot java/lang/Long object reference
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2802 // is converted to a two-slot long, which is why we double the allocation).
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2803 BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2804 VMRegPair* out_regs = NEW_RESOURCE_ARRAY(VMRegPair, total_args_passed * 2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2805
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2806 int i=0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2807 int total_strings = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2808 int first_arg_to_pass = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2809 int total_c_args = 0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2810
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2811 // Skip the receiver as dtrace doesn't want to see it
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2812 if( !method->is_static() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2813 in_sig_bt[i++] = T_OBJECT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2814 first_arg_to_pass = 1;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2815 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2816
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2817 SignatureStream ss(method->signature());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2818 for ( ; !ss.at_return_type(); ss.next()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2819 BasicType bt = ss.type();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2820 in_sig_bt[i++] = bt; // Collect remaining bits of signature
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2821 out_sig_bt[total_c_args++] = bt;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2822 if( bt == T_OBJECT) {
2177
3582bf76420e 6990754: Use native memory and reference counting to implement SymbolTable
coleenp
parents: 1972
diff changeset
2823 Symbol* s = ss.as_symbol_or_null();
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2824 if (s == vmSymbols::java_lang_String()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2825 total_strings++;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2826 out_sig_bt[total_c_args-1] = T_ADDRESS;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2827 } else if (s == vmSymbols::java_lang_Boolean() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2828 s == vmSymbols::java_lang_Byte()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2829 out_sig_bt[total_c_args-1] = T_BYTE;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2830 } else if (s == vmSymbols::java_lang_Character() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2831 s == vmSymbols::java_lang_Short()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2832 out_sig_bt[total_c_args-1] = T_SHORT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2833 } else if (s == vmSymbols::java_lang_Integer() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2834 s == vmSymbols::java_lang_Float()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2835 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2836 } else if (s == vmSymbols::java_lang_Long() ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2837 s == vmSymbols::java_lang_Double()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2838 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2839 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2840 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2841 } else if ( bt == T_LONG || bt == T_DOUBLE ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2842 in_sig_bt[i++] = T_VOID; // Longs & doubles take 2 Java slots
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2843 // We convert double to long
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2844 out_sig_bt[total_c_args-1] = T_LONG;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2845 out_sig_bt[total_c_args++] = T_VOID;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2846 } else if ( bt == T_FLOAT) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2847 // We convert float to int
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2848 out_sig_bt[total_c_args-1] = T_INT;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2849 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2850 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2851
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2852 assert(i==total_args_passed, "validly parsed signature");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2853
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2854 // Now get the compiled-Java layout as input arguments
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2855 int comp_args_on_stack;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2856 comp_args_on_stack = SharedRuntime::java_calling_convention(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2857 in_sig_bt, in_regs, total_args_passed, false);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2858
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2859 // We have received a description of where all the java arg are located
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2860 // on entry to the wrapper. We need to convert these args to where
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2861 // the a native (non-jni) function would expect them. To figure out
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2862 // where they go we convert the java signature to a C signature and remove
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2863 // T_VOID for any long/double we might have received.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2864
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2865
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2866 // Now figure out where the args must be stored and how much stack space
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2867 // they require (neglecting out_preserve_stack_slots but space for storing
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2868 // the 1st six register arguments). It's weird see int_stk_helper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2869 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2870 int out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2871 out_arg_slots = c_calling_convention(out_sig_bt, out_regs, total_c_args);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2872
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2873 // Calculate the total number of stack slots we will need.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2874
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2875 // First count the abi requirement plus all of the outgoing args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2876 int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2877
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2878 // Plus a temp for possible converion of float/double/long register args
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2879
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2880 int conversion_temp = stack_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2881 stack_slots += 2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2882
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2883
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2884 // Now space for the string(s) we must convert
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2885
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2886 int string_locs = stack_slots;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2887 stack_slots += total_strings *
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2888 (max_dtrace_string_size / VMRegImpl::stack_slot_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2889
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2890 // Ok The space we have allocated will look like:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2891 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2892 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2893 // FP-> | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2894 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2895 // | string[n] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2896 // |---------------------| <- string_locs[n]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2897 // | string[n-1] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2898 // |---------------------| <- string_locs[n-1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2899 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2900 // | ... |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2901 // |---------------------| <- string_locs[1]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2902 // | string[0] |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2903 // |---------------------| <- string_locs[0]
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2904 // | temp |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2905 // |---------------------| <- conversion_temp
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2906 // | outbound memory |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2907 // | based arguments |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2908 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2909 // |---------------------|
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2910 // | |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2911 // SP-> | out_preserved_slots |
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2912 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2913 //
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2914
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2915 // Now compute actual number of stack words we need rounding to make
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2916 // stack properly aligned.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2917 stack_slots = round_to(stack_slots, 4 * VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2918
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2919 int stack_size = stack_slots * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2920
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2921 intptr_t start = (intptr_t)__ pc();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2922
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2923 // First thing make an ic check to see if we should even be here
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2924
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2925 {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2926 Label L;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2927 const Register temp_reg = G3_scratch;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2928 AddressLiteral ic_miss(SharedRuntime::get_ic_miss_stub());
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2929 __ verify_oop(O0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2930 __ ld_ptr(O0, oopDesc::klass_offset_in_bytes(), temp_reg);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
2931 __ cmp_and_brx_short(temp_reg, G5_inline_cache_reg, Assembler::equal, Assembler::pt, L);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2932
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
2933 __ jump_to(ic_miss, temp_reg);
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2934 __ delayed()->nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2935 __ align(CodeEntryAlignment);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2936 __ bind(L);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2937 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2938
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2939 int vep_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2940
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2941
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2942 // The instruction at the verified entry point must be 5 bytes or longer
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2943 // because it can be patched on the fly by make_non_entrant. The stack bang
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2944 // instruction fits that requirement.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2945
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2946 // Generate stack overflow check before creating frame
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2947 __ generate_stack_overflow_check(stack_size);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2948
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2949 assert(((intptr_t)__ pc() - start - vep_offset) >= 5,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2950 "valid size for make_non_entrant");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2951
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2952 // Generate a new frame for the wrapper.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2953 __ save(SP, -stack_size, SP);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2954
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2955 // Frame is now completed as far a size and linkage.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2956
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2957 int frame_complete = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2958
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2959 #ifdef ASSERT
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2960 bool reg_destroyed[RegisterImpl::number_of_registers];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2961 bool freg_destroyed[FloatRegisterImpl::number_of_registers];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2962 for ( int r = 0 ; r < RegisterImpl::number_of_registers ; r++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2963 reg_destroyed[r] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2964 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2965 for ( int f = 0 ; f < FloatRegisterImpl::number_of_registers ; f++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2966 freg_destroyed[f] = false;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2967 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2968
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2969 #endif /* ASSERT */
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2970
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2971 VMRegPair zero;
176
6b648fefb395 6705523: Fix for 6695506 will violate spec when used in JDK6
kamg
parents: 116
diff changeset
2972 const Register g0 = G0; // without this we get a compiler warning (why??)
6b648fefb395 6705523: Fix for 6695506 will violate spec when used in JDK6
kamg
parents: 116
diff changeset
2973 zero.set2(g0->as_VMReg());
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2974
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2975 int c_arg, j_arg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2976
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2977 Register conversion_off = noreg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2978
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2979 for (j_arg = first_arg_to_pass, c_arg = 0 ;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2980 j_arg < total_args_passed ; j_arg++, c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2981
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2982 VMRegPair src = in_regs[j_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2983 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2984
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2985 #ifdef ASSERT
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2986 if (src.first()->is_Register()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2987 assert(!reg_destroyed[src.first()->as_Register()->encoding()], "ack!");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2988 } else if (src.first()->is_FloatRegister()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2989 assert(!freg_destroyed[src.first()->as_FloatRegister()->encoding(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2990 FloatRegisterImpl::S)], "ack!");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2991 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2992 if (dst.first()->is_Register()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2993 reg_destroyed[dst.first()->as_Register()->encoding()] = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2994 } else if (dst.first()->is_FloatRegister()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2995 freg_destroyed[dst.first()->as_FloatRegister()->encoding(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2996 FloatRegisterImpl::S)] = true;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2997 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2998 #endif /* ASSERT */
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
2999
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3000 switch (in_sig_bt[j_arg]) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3001 case T_ARRAY:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3002 case T_OBJECT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3003 {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3004 if (out_sig_bt[c_arg] == T_BYTE || out_sig_bt[c_arg] == T_SHORT ||
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3005 out_sig_bt[c_arg] == T_INT || out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3006 // need to unbox a one-slot value
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3007 Register in_reg = L0;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3008 Register tmp = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3009 if ( src.first()->is_reg() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3010 in_reg = src.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3011 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3012 assert(Assembler::is_simm13(reg2offset(src.first()) + STACK_BIAS),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3013 "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3014 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, in_reg);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3015 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3016 // If the final destination is an acceptable register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3017 if ( dst.first()->is_reg() ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3018 if ( dst.is_single_phys_reg() || out_sig_bt[c_arg] != T_LONG ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3019 tmp = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3020 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3021 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3022
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3023 Label skipUnbox;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3024 if ( wordSize == 4 && out_sig_bt[c_arg] == T_LONG ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3025 __ mov(G0, tmp->successor());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3026 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3027 __ br_null(in_reg, true, Assembler::pn, skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3028 __ delayed()->mov(G0, tmp);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3029
165
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3030 BasicType bt = out_sig_bt[c_arg];
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3031 int box_offset = java_lang_boxing_object::value_offset_in_bytes(bt);
437d03ea40b1 6703888: Compressed Oops: use the 32-bits gap after klass in a object
kvn
parents: 116
diff changeset
3032 switch (bt) {
116
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3033 case T_BYTE:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3034 __ ldub(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3035 case T_SHORT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3036 __ lduh(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3037 case T_INT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3038 __ ld(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3039 case T_LONG:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3040 __ ld_long(in_reg, box_offset, tmp); break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3041 default: ShouldNotReachHere();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3042 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3043
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3044 __ bind(skipUnbox);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3045 // If tmp wasn't final destination copy to final destination
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3046 if (tmp == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3047 VMRegPair tmp_as_VM = reg64_to_VMRegPair(L2);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3048 if (out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3049 long_move(masm, tmp_as_VM, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3050 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3051 move32_64(masm, tmp_as_VM, out_regs[c_arg]);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3052 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3053 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3054 if (out_sig_bt[c_arg] == T_LONG) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3055 assert(out_sig_bt[c_arg+1] == T_VOID, "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3056 ++c_arg; // move over the T_VOID to keep the loop indices in sync
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3057 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3058 } else if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3059 Register s =
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3060 src.first()->is_reg() ? src.first()->as_Register() : L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3061 Register d =
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3062 dst.first()->is_reg() ? dst.first()->as_Register() : L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3063
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3064 // We store the oop now so that the conversion pass can reach
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3065 // while in the inner frame. This will be the only store if
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3066 // the oop is NULL.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3067 if (s != L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3068 // src is register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3069 if (d != L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3070 // dst is register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3071 __ mov(s, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3072 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3073 assert(Assembler::is_simm13(reg2offset(dst.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3074 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3075 __ st_ptr(s, SP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3076 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3077 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3078 // src not a register
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3079 assert(Assembler::is_simm13(reg2offset(src.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3080 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3081 __ ld_ptr(FP, reg2offset(src.first()) + STACK_BIAS, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3082 if (d == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3083 assert(Assembler::is_simm13(reg2offset(dst.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3084 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3085 __ st_ptr(d, SP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3086 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3087 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3088 } else if (out_sig_bt[c_arg] != T_VOID) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3089 // Convert the arg to NULL
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3090 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3091 __ mov(G0, dst.first()->as_Register());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3092 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3093 assert(Assembler::is_simm13(reg2offset(dst.first()) +
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3094 STACK_BIAS), "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3095 __ st_ptr(G0, SP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3096 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3097 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3098 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3099 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3100 case T_VOID:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3101 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3102
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3103 case T_FLOAT:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3104 if (src.first()->is_stack()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3105 // Stack to stack/reg is simple
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3106 move32_64(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3107 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3108 if (dst.first()->is_reg()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3109 // freg -> reg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3110 int off =
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3111 STACK_BIAS + conversion_temp * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3112 Register d = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3113 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3114 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3115 SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3116 __ ld(SP, off, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3117 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3118 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3119 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3120 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3121 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3122 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3123 SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3124 __ ld(SP, conversion_off , d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3125 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3126 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3127 // freg -> mem
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3128 int off = STACK_BIAS + reg2offset(dst.first());
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3129 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3130 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3131 SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3132 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3133 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3134 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3135 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3136 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3137 __ stf(FloatRegisterImpl::S, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3138 SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3139 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3140 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3141 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3142 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3143
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3144 case T_DOUBLE:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3145 assert( j_arg + 1 < total_args_passed &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3146 in_sig_bt[j_arg + 1] == T_VOID &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3147 out_sig_bt[c_arg+1] == T_VOID, "bad arg list");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3148 if (src.first()->is_stack()) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3149 // Stack to stack/reg is simple
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3150 long_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3151 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3152 Register d = dst.first()->is_reg() ? dst.first()->as_Register() : L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3153
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3154 // Destination could be an odd reg on 32bit in which case
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3155 // we can't load direct to the destination.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3156
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3157 if (!d->is_even() && wordSize == 4) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3158 d = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3159 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3160 int off = STACK_BIAS + conversion_temp * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3161 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3162 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3163 SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3164 __ ld_long(SP, off, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3165 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3166 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3167 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3168 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3169 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3170 __ stf(FloatRegisterImpl::D, src.first()->as_FloatRegister(),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3171 SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3172 __ ld_long(SP, conversion_off, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3173 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3174 if (d == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3175 long_move(masm, reg64_to_VMRegPair(L2), dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3176 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3177 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3178 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3179
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3180 case T_LONG :
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3181 // 32bit can't do a split move of something like g1 -> O0, O1
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3182 // so use a memory temp
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3183 if (src.is_single_phys_reg() && wordSize == 4) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3184 Register tmp = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3185 if (dst.first()->is_reg() &&
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3186 (wordSize == 8 || dst.first()->as_Register()->is_even())) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3187 tmp = dst.first()->as_Register();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3188 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3189
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3190 int off = STACK_BIAS + conversion_temp * VMRegImpl::stack_slot_size;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3191 if (Assembler::is_simm13(off)) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3192 __ stx(src.first()->as_Register(), SP, off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3193 __ ld_long(SP, off, tmp);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3194 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3195 if (conversion_off == noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3196 __ set(off, L6);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3197 conversion_off = L6;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3198 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3199 __ stx(src.first()->as_Register(), SP, conversion_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3200 __ ld_long(SP, conversion_off, tmp);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3201 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3202
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3203 if (tmp == L2) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3204 long_move(masm, reg64_to_VMRegPair(L2), dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3205 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3206 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3207 long_move(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3208 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3209 break;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3210
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3211 case T_ADDRESS: assert(false, "found T_ADDRESS in java args");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3212
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3213 default:
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3214 move32_64(masm, src, dst);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3215 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3216 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3217
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3218
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3219 // If we have any strings we must store any register based arg to the stack
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3220 // This includes any still live xmm registers too.
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3221
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3222 if (total_strings > 0 ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3223
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3224 // protect all the arg registers
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3225 __ save_frame(0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3226 __ mov(G2_thread, L7_thread_cache);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3227 const Register L2_string_off = L2;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3228
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3229 // Get first string offset
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3230 __ set(string_locs * VMRegImpl::stack_slot_size, L2_string_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3231
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3232 for (c_arg = 0 ; c_arg < total_c_args ; c_arg++ ) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3233 if (out_sig_bt[c_arg] == T_ADDRESS) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3234
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3235 VMRegPair dst = out_regs[c_arg];
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3236 const Register d = dst.first()->is_reg() ?
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3237 dst.first()->as_Register()->after_save() : noreg;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3238
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3239 // It's a string the oop and it was already copied to the out arg
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3240 // position
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3241 if (d != noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3242 __ mov(d, O0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3243 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3244 assert(Assembler::is_simm13(reg2offset(dst.first()) + STACK_BIAS),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3245 "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3246 __ ld_ptr(FP, reg2offset(dst.first()) + STACK_BIAS, O0);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3247 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3248 Label skip;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3249
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3250 __ br_null(O0, false, Assembler::pn, skip);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3251 __ delayed()->add(FP, L2_string_off, O1);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3252
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3253 if (d != noreg) {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3254 __ mov(O1, d);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3255 } else {
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3256 assert(Assembler::is_simm13(reg2offset(dst.first()) + STACK_BIAS),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3257 "must be");
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3258 __ st_ptr(O1, FP, reg2offset(dst.first()) + STACK_BIAS);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3259 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3260
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3261 __ call(CAST_FROM_FN_PTR(address, SharedRuntime::get_utf),
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3262 relocInfo::runtime_call_type);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3263 __ delayed()->add(L2_string_off, max_dtrace_string_size, L2_string_off);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3264
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3265 __ bind(skip);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3266
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3267 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3268
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3269 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3270 __ mov(L7_thread_cache, G2_thread);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3271 __ restore();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3272
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3273 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3274
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3275
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3276 // Ok now we are done. Need to place the nop that dtrace wants in order to
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3277 // patch in the trap
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3278
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3279 int patch_offset = ((intptr_t)__ pc()) - start;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3280
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3281 __ nop();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3282
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3283
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3284 // Return
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3285
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3286 __ ret();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3287 __ delayed()->restore();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3288
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3289 __ flush();
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3290
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3291 nmethod *nm = nmethod::new_dtrace_nmethod(
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3292 method, masm->code(), vep_offset, patch_offset, frame_complete,
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3293 stack_slots / VMRegImpl::slots_per_word);
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3294 return nm;
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3295
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3296 }
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3297
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3298 #endif // HAVE_DTRACE_H
018d5b58dd4f 6537506: Provide a mechanism for specifying Java-level USDT-like dtrace probes
kamg
parents: 113
diff changeset
3299
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3300 // this function returns the adjust size (in number of words) to a c2i adapter
a61af66fc99e Initial load
duke
parents:
diff changeset
3301 // activation for use during deoptimization
a61af66fc99e Initial load
duke
parents:
diff changeset
3302 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3303 assert(callee_locals >= callee_parameters,
a61af66fc99e Initial load
duke
parents:
diff changeset
3304 "test and remove; got more parms than locals");
a61af66fc99e Initial load
duke
parents:
diff changeset
3305 if (callee_locals < callee_parameters)
a61af66fc99e Initial load
duke
parents:
diff changeset
3306 return 0; // No adjustment for negative locals
1506
2338d41fbd81 6943304: remove tagged stack interpreter
twisti
parents: 1251
diff changeset
3307 int diff = (callee_locals - callee_parameters) * Interpreter::stackElementWords;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3308 return round_to(diff, WordsPerLong);
a61af66fc99e Initial load
duke
parents:
diff changeset
3309 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3310
a61af66fc99e Initial load
duke
parents:
diff changeset
3311 // "Top of Stack" slots that may be unused by the calling convention but must
a61af66fc99e Initial load
duke
parents:
diff changeset
3312 // otherwise be preserved.
a61af66fc99e Initial load
duke
parents:
diff changeset
3313 // On Intel these are not necessary and the value can be zero.
a61af66fc99e Initial load
duke
parents:
diff changeset
3314 // On Sparc this describes the words reserved for storing a register window
a61af66fc99e Initial load
duke
parents:
diff changeset
3315 // when an interrupt occurs.
a61af66fc99e Initial load
duke
parents:
diff changeset
3316 uint SharedRuntime::out_preserve_stack_slots() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3317 return frame::register_save_words * VMRegImpl::slots_per_word;
a61af66fc99e Initial load
duke
parents:
diff changeset
3318 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3319
a61af66fc99e Initial load
duke
parents:
diff changeset
3320 static void gen_new_frame(MacroAssembler* masm, bool deopt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3321 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3322 // Common out the new frame generation for deopt and uncommon trap
a61af66fc99e Initial load
duke
parents:
diff changeset
3323 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3324 Register G3pcs = G3_scratch; // Array of new pcs (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3325 Register Oreturn0 = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3326 Register Oreturn1 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3327 Register O2UnrollBlock = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3328 Register O3array = O3; // Array of frame sizes (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3329 Register O4array_size = O4; // number of frames (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3330 Register O7frame_size = O7; // number of frames (input)
a61af66fc99e Initial load
duke
parents:
diff changeset
3331
a61af66fc99e Initial load
duke
parents:
diff changeset
3332 __ ld_ptr(O3array, 0, O7frame_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3333 __ sub(G0, O7frame_size, O7frame_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3334 __ save(SP, O7frame_size, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3335 __ ld_ptr(G3pcs, 0, I7); // load frame's new pc
a61af66fc99e Initial load
duke
parents:
diff changeset
3336
a61af66fc99e Initial load
duke
parents:
diff changeset
3337 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3338 // make sure that the frames are aligned properly
a61af66fc99e Initial load
duke
parents:
diff changeset
3339 #ifndef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3340 __ btst(wordSize*2-1, SP);
5923
8a48c2906f91 7150046: SIGILL on sparcv9 fastdebug
coleenp
parents: 4957
diff changeset
3341 __ breakpoint_trap(Assembler::notZero, Assembler::ptr_cc);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3342 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3343 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3344
a61af66fc99e Initial load
duke
parents:
diff changeset
3345 // Deopt needs to pass some extra live values from frame to frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3346
a61af66fc99e Initial load
duke
parents:
diff changeset
3347 if (deopt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3348 __ mov(Oreturn0->after_save(), Oreturn0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3349 __ mov(Oreturn1->after_save(), Oreturn1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3350 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3351
a61af66fc99e Initial load
duke
parents:
diff changeset
3352 __ mov(O4array_size->after_save(), O4array_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3353 __ sub(O4array_size, 1, O4array_size);
a61af66fc99e Initial load
duke
parents:
diff changeset
3354 __ mov(O3array->after_save(), O3array);
a61af66fc99e Initial load
duke
parents:
diff changeset
3355 __ mov(O2UnrollBlock->after_save(), O2UnrollBlock);
a61af66fc99e Initial load
duke
parents:
diff changeset
3356 __ add(G3pcs, wordSize, G3pcs); // point to next pc value
a61af66fc99e Initial load
duke
parents:
diff changeset
3357
a61af66fc99e Initial load
duke
parents:
diff changeset
3358 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3359 // trash registers to show a clear pattern in backtraces
a61af66fc99e Initial load
duke
parents:
diff changeset
3360 __ set(0xDEAD0000, I0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3361 __ add(I0, 2, I1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3362 __ add(I0, 4, I2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3363 __ add(I0, 6, I3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3364 __ add(I0, 8, I4);
a61af66fc99e Initial load
duke
parents:
diff changeset
3365 // Don't touch I5 could have valuable savedSP
a61af66fc99e Initial load
duke
parents:
diff changeset
3366 __ set(0xDEADBEEF, L0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3367 __ mov(L0, L1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3368 __ mov(L0, L2);
a61af66fc99e Initial load
duke
parents:
diff changeset
3369 __ mov(L0, L3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3370 __ mov(L0, L4);
a61af66fc99e Initial load
duke
parents:
diff changeset
3371 __ mov(L0, L5);
a61af66fc99e Initial load
duke
parents:
diff changeset
3372
a61af66fc99e Initial load
duke
parents:
diff changeset
3373 // trash the return value as there is nothing to return yet
a61af66fc99e Initial load
duke
parents:
diff changeset
3374 __ set(0xDEAD0001, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3375 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3376
a61af66fc99e Initial load
duke
parents:
diff changeset
3377 __ mov(SP, O5_savedSP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3378 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3379
a61af66fc99e Initial load
duke
parents:
diff changeset
3380
a61af66fc99e Initial load
duke
parents:
diff changeset
3381 static void make_new_frames(MacroAssembler* masm, bool deopt) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3382 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3383 // loop through the UnrollBlock info and create new frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3384 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3385 Register G3pcs = G3_scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
3386 Register Oreturn0 = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3387 Register Oreturn1 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3388 Register O2UnrollBlock = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3389 Register O3array = O3;
a61af66fc99e Initial load
duke
parents:
diff changeset
3390 Register O4array_size = O4;
a61af66fc99e Initial load
duke
parents:
diff changeset
3391 Label loop;
a61af66fc99e Initial load
duke
parents:
diff changeset
3392
a61af66fc99e Initial load
duke
parents:
diff changeset
3393 // Before we make new frames, check to see if stack is available.
a61af66fc99e Initial load
duke
parents:
diff changeset
3394 // Do this after the caller's return address is on top of stack
a61af66fc99e Initial load
duke
parents:
diff changeset
3395 if (UseStackBanging) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3396 // Get total frame size for interpreted frames
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3397 __ ld(O2UnrollBlock, Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes(), O4);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3398 __ bang_stack_size(O4, O3, G3_scratch);
a61af66fc99e Initial load
duke
parents:
diff changeset
3399 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3400
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3401 __ ld(O2UnrollBlock, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes(), O4array_size);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3402 __ ld_ptr(O2UnrollBlock, Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes(), G3pcs);
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3403 __ ld_ptr(O2UnrollBlock, Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes(), O3array);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3404
a61af66fc99e Initial load
duke
parents:
diff changeset
3405 // Adjust old interpreter frame to make space for new frame's extra java locals
a61af66fc99e Initial load
duke
parents:
diff changeset
3406 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3407 // We capture the original sp for the transition frame only because it is needed in
a61af66fc99e Initial load
duke
parents:
diff changeset
3408 // order to properly calculate interpreter_sp_adjustment. Even though in real life
a61af66fc99e Initial load
duke
parents:
diff changeset
3409 // every interpreter frame captures a savedSP it is only needed at the transition
a61af66fc99e Initial load
duke
parents:
diff changeset
3410 // (fortunately). If we had to have it correct everywhere then we would need to
a61af66fc99e Initial load
duke
parents:
diff changeset
3411 // be told the sp_adjustment for each frame we create. If the frame size array
a61af66fc99e Initial load
duke
parents:
diff changeset
3412 // were to have twice the frame count entries then we could have pairs [sp_adjustment, frame_size]
a61af66fc99e Initial load
duke
parents:
diff changeset
3413 // for each frame we create and keep up the illusion every where.
a61af66fc99e Initial load
duke
parents:
diff changeset
3414 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3415
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3416 __ ld(O2UnrollBlock, Deoptimization::UnrollBlock::caller_adjustment_offset_in_bytes(), O7);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3417 __ mov(SP, O5_savedSP); // remember initial sender's original sp before adjustment
a61af66fc99e Initial load
duke
parents:
diff changeset
3418 __ sub(SP, O7, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3419
a61af66fc99e Initial load
duke
parents:
diff changeset
3420 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3421 // make sure that there is at least one entry in the array
a61af66fc99e Initial load
duke
parents:
diff changeset
3422 __ tst(O4array_size);
5923
8a48c2906f91 7150046: SIGILL on sparcv9 fastdebug
coleenp
parents: 4957
diff changeset
3423 __ breakpoint_trap(Assembler::zero, Assembler::icc);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3424 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3425
a61af66fc99e Initial load
duke
parents:
diff changeset
3426 // Now push the new interpreter frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3427 __ bind(loop);
a61af66fc99e Initial load
duke
parents:
diff changeset
3428
a61af66fc99e Initial load
duke
parents:
diff changeset
3429 // allocate a new frame, filling the registers
a61af66fc99e Initial load
duke
parents:
diff changeset
3430
a61af66fc99e Initial load
duke
parents:
diff changeset
3431 gen_new_frame(masm, deopt); // allocate an interpreter frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3432
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3433 __ cmp_zero_and_br(Assembler::notZero, O4array_size, loop);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3434 __ delayed()->add(O3array, wordSize, O3array);
a61af66fc99e Initial load
duke
parents:
diff changeset
3435 __ ld_ptr(G3pcs, 0, O7); // load final frame new pc
a61af66fc99e Initial load
duke
parents:
diff changeset
3436
a61af66fc99e Initial load
duke
parents:
diff changeset
3437 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3438
a61af66fc99e Initial load
duke
parents:
diff changeset
3439 //------------------------------generate_deopt_blob----------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3440 // Ought to generate an ideal graph & compile, but here's some SPARC ASM
a61af66fc99e Initial load
duke
parents:
diff changeset
3441 // instead.
a61af66fc99e Initial load
duke
parents:
diff changeset
3442 void SharedRuntime::generate_deopt_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3443 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3444 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3445 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3446 int pad = VerifyThread ? 512 : 0;// Extra slop space for more verify code
4957
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3447 if (UseStackBanging) {
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3448 pad += StackShadowPages*16 + 32;
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3449 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3450 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3451 CodeBuffer buffer("deopt_blob", 2100+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3452 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
3453 // Measured 8/7/03 at 1212 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3454 // Measured 8/7/03 at 1396 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3455 CodeBuffer buffer("deopt_blob", 1600+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3456 #endif /* _LP64 */
a61af66fc99e Initial load
duke
parents:
diff changeset
3457 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3458 FloatRegister Freturn0 = F0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3459 Register Greturn1 = G1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3460 Register Oreturn0 = O0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3461 Register Oreturn1 = O1;
a61af66fc99e Initial load
duke
parents:
diff changeset
3462 Register O2UnrollBlock = O2;
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3463 Register L0deopt_mode = L0;
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3464 Register G4deopt_mode = G4_scratch;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3465 int frame_size_words;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3466 Address saved_Freturn0_addr(FP, -sizeof(double) + STACK_BIAS);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3467 #if !defined(_LP64) && defined(COMPILER2)
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3468 Address saved_Greturn1_addr(FP, -sizeof(double) -sizeof(jlong) + STACK_BIAS);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3469 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3470 Label cont;
a61af66fc99e Initial load
duke
parents:
diff changeset
3471
a61af66fc99e Initial load
duke
parents:
diff changeset
3472 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3473
a61af66fc99e Initial load
duke
parents:
diff changeset
3474 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3475 // This is the entry point for code which is returning to a de-optimized
a61af66fc99e Initial load
duke
parents:
diff changeset
3476 // frame.
a61af66fc99e Initial load
duke
parents:
diff changeset
3477 // The steps taken by this frame are as follows:
a61af66fc99e Initial load
duke
parents:
diff changeset
3478 // - push a dummy "register_save" and save the return values (O0, O1, F0/F1, G1)
a61af66fc99e Initial load
duke
parents:
diff changeset
3479 // and all potentially live registers (at a pollpoint many registers can be live).
a61af66fc99e Initial load
duke
parents:
diff changeset
3480 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3481 // - call the C routine: Deoptimization::fetch_unroll_info (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3482 // returns information about the number and size of interpreter frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3483 // which are equivalent to the frame which is being deoptimized)
a61af66fc99e Initial load
duke
parents:
diff changeset
3484 // - deallocate the unpack frame, restoring only results values. Other
a61af66fc99e Initial load
duke
parents:
diff changeset
3485 // volatile registers will now be captured in the vframeArray as needed.
a61af66fc99e Initial load
duke
parents:
diff changeset
3486 // - deallocate the deoptimization frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3487 // - in a loop using the information returned in the previous step
a61af66fc99e Initial load
duke
parents:
diff changeset
3488 // push new interpreter frames (take care to propagate the return
a61af66fc99e Initial load
duke
parents:
diff changeset
3489 // values through each new frame pushed)
a61af66fc99e Initial load
duke
parents:
diff changeset
3490 // - create a dummy "unpack_frame" and save the return values (O0, O1, F0)
a61af66fc99e Initial load
duke
parents:
diff changeset
3491 // - call the C routine: Deoptimization::unpack_frames (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3492 // lays out values on the interpreter frame which was just created)
a61af66fc99e Initial load
duke
parents:
diff changeset
3493 // - deallocate the dummy unpack_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3494 // - ensure that all the return values are correctly set and then do
a61af66fc99e Initial load
duke
parents:
diff changeset
3495 // a return to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3496 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3497 // Refer to the following methods for more information:
a61af66fc99e Initial load
duke
parents:
diff changeset
3498 // - Deoptimization::fetch_unroll_info
a61af66fc99e Initial load
duke
parents:
diff changeset
3499 // - Deoptimization::unpack_frames
a61af66fc99e Initial load
duke
parents:
diff changeset
3500
a61af66fc99e Initial load
duke
parents:
diff changeset
3501 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3502
a61af66fc99e Initial load
duke
parents:
diff changeset
3503 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3504
a61af66fc99e Initial load
duke
parents:
diff changeset
3505 // restore G2, the trampoline destroyed it
a61af66fc99e Initial load
duke
parents:
diff changeset
3506 __ get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
3507
a61af66fc99e Initial load
duke
parents:
diff changeset
3508 // On entry we have been called by the deoptimized nmethod with a call that
a61af66fc99e Initial load
duke
parents:
diff changeset
3509 // replaced the original call (or safepoint polling location) so the deoptimizing
a61af66fc99e Initial load
duke
parents:
diff changeset
3510 // pc is now in O7. Return values are still in the expected places
a61af66fc99e Initial load
duke
parents:
diff changeset
3511
a61af66fc99e Initial load
duke
parents:
diff changeset
3512 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3513 __ ba(cont);
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3514 __ delayed()->mov(Deoptimization::Unpack_deopt, L0deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3515
a61af66fc99e Initial load
duke
parents:
diff changeset
3516 int exception_offset = __ offset() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
3517
a61af66fc99e Initial load
duke
parents:
diff changeset
3518 // restore G2, the trampoline destroyed it
a61af66fc99e Initial load
duke
parents:
diff changeset
3519 __ get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
3520
a61af66fc99e Initial load
duke
parents:
diff changeset
3521 // On entry we have been jumped to by the exception handler (or exception_blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3522 // for server). O0 contains the exception oop and O7 contains the original
a61af66fc99e Initial load
duke
parents:
diff changeset
3523 // exception pc. So if we push a frame here it will look to the
a61af66fc99e Initial load
duke
parents:
diff changeset
3524 // stack walking code (fetch_unroll_info) just like a normal call so
a61af66fc99e Initial load
duke
parents:
diff changeset
3525 // state will be extracted normally.
a61af66fc99e Initial load
duke
parents:
diff changeset
3526
a61af66fc99e Initial load
duke
parents:
diff changeset
3527 // save exception oop in JavaThread and fall through into the
a61af66fc99e Initial load
duke
parents:
diff changeset
3528 // exception_in_tls case since they are handled in same way except
a61af66fc99e Initial load
duke
parents:
diff changeset
3529 // for where the pending exception is kept.
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3530 __ st_ptr(Oexception, G2_thread, JavaThread::exception_oop_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3531
a61af66fc99e Initial load
duke
parents:
diff changeset
3532 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3533 // Vanilla deoptimization with an exception pending in exception_oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3534 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3535 int exception_in_tls_offset = __ offset() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
3536
a61af66fc99e Initial load
duke
parents:
diff changeset
3537 // No need to update oop_map as each call to save_live_registers will produce identical oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
3538 (void) RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3539
a61af66fc99e Initial load
duke
parents:
diff changeset
3540 // Restore G2_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
3541 __ get_thread();
a61af66fc99e Initial load
duke
parents:
diff changeset
3542
a61af66fc99e Initial load
duke
parents:
diff changeset
3543 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
3544 {
a61af66fc99e Initial load
duke
parents:
diff changeset
3545 // verify that there is really an exception oop in exception_oop
a61af66fc99e Initial load
duke
parents:
diff changeset
3546 Label has_exception;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3547 __ ld_ptr(G2_thread, JavaThread::exception_oop_offset(), Oexception);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3548 __ br_notnull_short(Oexception, Assembler::pt, has_exception);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3549 __ stop("no exception in thread");
a61af66fc99e Initial load
duke
parents:
diff changeset
3550 __ bind(has_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
3551
a61af66fc99e Initial load
duke
parents:
diff changeset
3552 // verify that there is no pending exception
a61af66fc99e Initial load
duke
parents:
diff changeset
3553 Label no_pending_exception;
727
6b2273dd6fa9 6822110: Add AddressLiteral class on SPARC
twisti
parents: 710
diff changeset
3554 Address exception_addr(G2_thread, Thread::pending_exception_offset());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3555 __ ld_ptr(exception_addr, Oexception);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3556 __ br_null_short(Oexception, Assembler::pt, no_pending_exception);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3557 __ stop("must not have pending exception here");
a61af66fc99e Initial load
duke
parents:
diff changeset
3558 __ bind(no_pending_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
3559 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3560 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3561
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3562 __ ba(cont);
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3563 __ delayed()->mov(Deoptimization::Unpack_exception, L0deopt_mode);;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3564
a61af66fc99e Initial load
duke
parents:
diff changeset
3565 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3566 // Reexecute entry, similar to c2 uncommon trap
a61af66fc99e Initial load
duke
parents:
diff changeset
3567 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3568 int reexecute_offset = __ offset() - start;
a61af66fc99e Initial load
duke
parents:
diff changeset
3569
a61af66fc99e Initial load
duke
parents:
diff changeset
3570 // No need to update oop_map as each call to save_live_registers will produce identical oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
3571 (void) RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3572
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3573 __ mov(Deoptimization::Unpack_reexecute, L0deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3574
a61af66fc99e Initial load
duke
parents:
diff changeset
3575 __ bind(cont);
a61af66fc99e Initial load
duke
parents:
diff changeset
3576
a61af66fc99e Initial load
duke
parents:
diff changeset
3577 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3578
a61af66fc99e Initial load
duke
parents:
diff changeset
3579 // do the call by hand so we can get the oopmap
a61af66fc99e Initial load
duke
parents:
diff changeset
3580
a61af66fc99e Initial load
duke
parents:
diff changeset
3581 __ mov(G2_thread, L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3582 __ call(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info), relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
3583 __ delayed()->mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3584
a61af66fc99e Initial load
duke
parents:
diff changeset
3585 // Set an oopmap for the call site this describes all our saved volatile registers
a61af66fc99e Initial load
duke
parents:
diff changeset
3586
a61af66fc99e Initial load
duke
parents:
diff changeset
3587 oop_maps->add_gc_map( __ offset()-start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3588
a61af66fc99e Initial load
duke
parents:
diff changeset
3589 __ mov(L7_thread_cache, G2_thread);
a61af66fc99e Initial load
duke
parents:
diff changeset
3590
a61af66fc99e Initial load
duke
parents:
diff changeset
3591 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3592
a61af66fc99e Initial load
duke
parents:
diff changeset
3593 // NOTE: we know that only O0/O1 will be reloaded by restore_result_registers
a61af66fc99e Initial load
duke
parents:
diff changeset
3594 // so this move will survive
a61af66fc99e Initial load
duke
parents:
diff changeset
3595
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3596 __ mov(L0deopt_mode, G4deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3597
a61af66fc99e Initial load
duke
parents:
diff changeset
3598 __ mov(O0, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3599
a61af66fc99e Initial load
duke
parents:
diff changeset
3600 RegisterSaver::restore_result_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3601
a61af66fc99e Initial load
duke
parents:
diff changeset
3602 Label noException;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3603 __ cmp_and_br_short(G4deopt_mode, Deoptimization::Unpack_exception, Assembler::notEqual, Assembler::pt, noException);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3604
a61af66fc99e Initial load
duke
parents:
diff changeset
3605 // Move the pending exception from exception_oop to Oexception so
a61af66fc99e Initial load
duke
parents:
diff changeset
3606 // the pending exception will be picked up the interpreter.
a61af66fc99e Initial load
duke
parents:
diff changeset
3607 __ ld_ptr(G2_thread, in_bytes(JavaThread::exception_oop_offset()), Oexception);
a61af66fc99e Initial load
duke
parents:
diff changeset
3608 __ st_ptr(G0, G2_thread, in_bytes(JavaThread::exception_oop_offset()));
a61af66fc99e Initial load
duke
parents:
diff changeset
3609 __ bind(noException);
a61af66fc99e Initial load
duke
parents:
diff changeset
3610
a61af66fc99e Initial load
duke
parents:
diff changeset
3611 // deallocate the deoptimization frame taking care to preserve the return values
a61af66fc99e Initial load
duke
parents:
diff changeset
3612 __ mov(Oreturn0, Oreturn0->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3613 __ mov(Oreturn1, Oreturn1->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3614 __ mov(O2UnrollBlock, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3615 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3616
a61af66fc99e Initial load
duke
parents:
diff changeset
3617 // Allocate new interpreter frame(s) and possible c2i adapter frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3618
a61af66fc99e Initial load
duke
parents:
diff changeset
3619 make_new_frames(masm, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
3620
a61af66fc99e Initial load
duke
parents:
diff changeset
3621 // push a dummy "unpack_frame" taking care of float return values and
a61af66fc99e Initial load
duke
parents:
diff changeset
3622 // call Deoptimization::unpack_frames to have the unpacker layout
a61af66fc99e Initial load
duke
parents:
diff changeset
3623 // information in the interpreter frames just created and then return
a61af66fc99e Initial load
duke
parents:
diff changeset
3624 // to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3625 __ save(SP, -frame_size_words*wordSize, SP);
a61af66fc99e Initial load
duke
parents:
diff changeset
3626 __ stf(FloatRegisterImpl::D, Freturn0, saved_Freturn0_addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
3627 #if !defined(_LP64)
a61af66fc99e Initial load
duke
parents:
diff changeset
3628 #if defined(COMPILER2)
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3629 // 32-bit 1-register longs return longs in G1
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3630 __ stx(Greturn1, saved_Greturn1_addr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3631 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3632 __ set_last_Java_frame(SP, noreg);
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3633 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames), G2_thread, G4deopt_mode);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3634 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
3635 // LP64 uses g4 in set_last_Java_frame
1037
0a46d0c5dccb 6891750: deopt blob kills values in O5
never
parents: 1007
diff changeset
3636 __ mov(G4deopt_mode, O1);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3637 __ set_last_Java_frame(SP, G0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3638 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames), G2_thread, O1);
a61af66fc99e Initial load
duke
parents:
diff changeset
3639 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3640 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3641 __ ldf(FloatRegisterImpl::D, saved_Freturn0_addr, Freturn0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3642
a61af66fc99e Initial load
duke
parents:
diff changeset
3643 #if !defined(_LP64) && defined(COMPILER2)
a61af66fc99e Initial load
duke
parents:
diff changeset
3644 // In 32 bit, C2 returns longs in G1 so restore the saved G1 into
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3645 // I0/I1 if the return value is long.
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3646 Label not_long;
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3647 __ cmp_and_br_short(O0,T_LONG, Assembler::notEqual, Assembler::pt, not_long);
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3648 __ ldd(saved_Greturn1_addr,I0);
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1579
diff changeset
3649 __ bind(not_long);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3650 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3651 __ ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
3652 __ delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3653
a61af66fc99e Initial load
duke
parents:
diff changeset
3654 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3655 _deopt_blob = DeoptimizationBlob::create(&buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3656 _deopt_blob->set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
a61af66fc99e Initial load
duke
parents:
diff changeset
3657 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3658
a61af66fc99e Initial load
duke
parents:
diff changeset
3659 #ifdef COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3660
a61af66fc99e Initial load
duke
parents:
diff changeset
3661 //------------------------------generate_uncommon_trap_blob--------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3662 // Ought to generate an ideal graph & compile, but here's some SPARC ASM
a61af66fc99e Initial load
duke
parents:
diff changeset
3663 // instead.
a61af66fc99e Initial load
duke
parents:
diff changeset
3664 void SharedRuntime::generate_uncommon_trap_blob() {
a61af66fc99e Initial load
duke
parents:
diff changeset
3665 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3666 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3667 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3668 int pad = VerifyThread ? 512 : 0;
4957
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3669 if (UseStackBanging) {
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3670 pad += StackShadowPages*16 + 32;
931e5f39e365 7147064: assert(allocates2(pc)) failed: not in CodeBuffer memory: 0xffffffff778d9d60 <= 0xffffffff778da69c
kvn
parents: 4873
diff changeset
3671 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3672 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
3673 CodeBuffer buffer("uncommon_trap_blob", 2700+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3674 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
3675 // Measured 8/7/03 at 660 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3676 // Measured 8/7/03 at 1028 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3677 CodeBuffer buffer("uncommon_trap_blob", 2000+pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3678 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
3679 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3680 Register O2UnrollBlock = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3681 Register O2klass_index = O2;
a61af66fc99e Initial load
duke
parents:
diff changeset
3682
a61af66fc99e Initial load
duke
parents:
diff changeset
3683 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3684 // This is the entry point for all traps the compiler takes when it thinks
a61af66fc99e Initial load
duke
parents:
diff changeset
3685 // it cannot handle further execution of compilation code. The frame is
a61af66fc99e Initial load
duke
parents:
diff changeset
3686 // deoptimized in these cases and converted into interpreter frames for
a61af66fc99e Initial load
duke
parents:
diff changeset
3687 // execution
a61af66fc99e Initial load
duke
parents:
diff changeset
3688 // The steps taken by this frame are as follows:
a61af66fc99e Initial load
duke
parents:
diff changeset
3689 // - push a fake "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3690 // - call the C routine Deoptimization::uncommon_trap (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3691 // packs the current compiled frame into vframe arrays and returns
a61af66fc99e Initial load
duke
parents:
diff changeset
3692 // information about the number and size of interpreter frames which
a61af66fc99e Initial load
duke
parents:
diff changeset
3693 // are equivalent to the frame which is being deoptimized)
a61af66fc99e Initial load
duke
parents:
diff changeset
3694 // - deallocate the "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3695 // - deallocate the deoptimization frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3696 // - in a loop using the information returned in the previous step
a61af66fc99e Initial load
duke
parents:
diff changeset
3697 // push interpreter frames;
a61af66fc99e Initial load
duke
parents:
diff changeset
3698 // - create a dummy "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3699 // - call the C routine: Deoptimization::unpack_frames (this function
a61af66fc99e Initial load
duke
parents:
diff changeset
3700 // lays out values on the interpreter frame which was just created)
a61af66fc99e Initial load
duke
parents:
diff changeset
3701 // - deallocate the dummy unpack_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3702 // - return to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3703 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3704 // Refer to the following methods for more information:
a61af66fc99e Initial load
duke
parents:
diff changeset
3705 // - Deoptimization::uncommon_trap
a61af66fc99e Initial load
duke
parents:
diff changeset
3706 // - Deoptimization::unpack_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3707
a61af66fc99e Initial load
duke
parents:
diff changeset
3708 // the unloaded class index is in O0 (first parameter to this blob)
a61af66fc99e Initial load
duke
parents:
diff changeset
3709
a61af66fc99e Initial load
duke
parents:
diff changeset
3710 // push a dummy "unpack_frame"
a61af66fc99e Initial load
duke
parents:
diff changeset
3711 // and call Deoptimization::uncommon_trap to pack the compiled frame into
a61af66fc99e Initial load
duke
parents:
diff changeset
3712 // vframe array and return the UnrollBlock information
a61af66fc99e Initial load
duke
parents:
diff changeset
3713 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3714 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3715 __ mov(I0, O2klass_index);
a61af66fc99e Initial load
duke
parents:
diff changeset
3716 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::uncommon_trap), G2_thread, O2klass_index);
a61af66fc99e Initial load
duke
parents:
diff changeset
3717 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3718 __ mov(O0, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3719 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3720
a61af66fc99e Initial load
duke
parents:
diff changeset
3721 // deallocate the deoptimized frame taking care to preserve the return values
a61af66fc99e Initial load
duke
parents:
diff changeset
3722 __ mov(O2UnrollBlock, O2UnrollBlock->after_save());
a61af66fc99e Initial load
duke
parents:
diff changeset
3723 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3724
a61af66fc99e Initial load
duke
parents:
diff changeset
3725 // Allocate new interpreter frame(s) and possible c2i adapter frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3726
a61af66fc99e Initial load
duke
parents:
diff changeset
3727 make_new_frames(masm, false);
a61af66fc99e Initial load
duke
parents:
diff changeset
3728
a61af66fc99e Initial load
duke
parents:
diff changeset
3729 // push a dummy "unpack_frame" taking care of float return values and
a61af66fc99e Initial load
duke
parents:
diff changeset
3730 // call Deoptimization::unpack_frames to have the unpacker layout
a61af66fc99e Initial load
duke
parents:
diff changeset
3731 // information in the interpreter frames just created and then return
a61af66fc99e Initial load
duke
parents:
diff changeset
3732 // to the interpreter entry point
a61af66fc99e Initial load
duke
parents:
diff changeset
3733 __ save_frame(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3734 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3735 __ mov(Deoptimization::Unpack_uncommon_trap, O3); // indicate it is the uncommon trap case
a61af66fc99e Initial load
duke
parents:
diff changeset
3736 __ call_VM_leaf(L7_thread_cache, CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames), G2_thread, O3);
a61af66fc99e Initial load
duke
parents:
diff changeset
3737 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3738 __ ret();
a61af66fc99e Initial load
duke
parents:
diff changeset
3739 __ delayed()->restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3740
a61af66fc99e Initial load
duke
parents:
diff changeset
3741 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3742 _uncommon_trap_blob = UncommonTrapBlob::create(&buffer, NULL, __ total_frame_size_in_bytes(0)/wordSize);
a61af66fc99e Initial load
duke
parents:
diff changeset
3743 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3744
a61af66fc99e Initial load
duke
parents:
diff changeset
3745 #endif // COMPILER2
a61af66fc99e Initial load
duke
parents:
diff changeset
3746
a61af66fc99e Initial load
duke
parents:
diff changeset
3747 //------------------------------generate_handler_blob-------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3748 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3749 // Generate a special Compile2Runtime blob that saves all registers, and sets
a61af66fc99e Initial load
duke
parents:
diff changeset
3750 // up an OopMap.
a61af66fc99e Initial load
duke
parents:
diff changeset
3751 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3752 // This blob is jumped to (via a breakpoint and the signal handler) from a
a61af66fc99e Initial load
duke
parents:
diff changeset
3753 // safepoint in compiled code. On entry to this blob, O7 contains the
a61af66fc99e Initial load
duke
parents:
diff changeset
3754 // address in the original nmethod at which we should resume normal execution.
a61af66fc99e Initial load
duke
parents:
diff changeset
3755 // Thus, this blob looks like a subroutine which must preserve lots of
a61af66fc99e Initial load
duke
parents:
diff changeset
3756 // registers and return normally. Note that O7 is never register-allocated,
a61af66fc99e Initial load
duke
parents:
diff changeset
3757 // so it is guaranteed to be free here.
a61af66fc99e Initial load
duke
parents:
diff changeset
3758 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3759
a61af66fc99e Initial load
duke
parents:
diff changeset
3760 // The hardest part of what this blob must do is to save the 64-bit %o
a61af66fc99e Initial load
duke
parents:
diff changeset
3761 // registers in the 32-bit build. A simple 'save' turn the %o's to %i's and
a61af66fc99e Initial load
duke
parents:
diff changeset
3762 // an interrupt will chop off their heads. Making space in the caller's frame
a61af66fc99e Initial load
duke
parents:
diff changeset
3763 // first will let us save the 64-bit %o's before save'ing, but we cannot hand
a61af66fc99e Initial load
duke
parents:
diff changeset
3764 // the adjusted FP off to the GC stack-crawler: this will modify the caller's
a61af66fc99e Initial load
duke
parents:
diff changeset
3765 // SP and mess up HIS OopMaps. So we first adjust the caller's SP, then save
a61af66fc99e Initial load
duke
parents:
diff changeset
3766 // the 64-bit %o's, then do a save, then fixup the caller's SP (our FP).
a61af66fc99e Initial load
duke
parents:
diff changeset
3767 // Tricky, tricky, tricky...
a61af66fc99e Initial load
duke
parents:
diff changeset
3768
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3769 SafepointBlob* SharedRuntime::generate_handler_blob(address call_ptr, int poll_type) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3770 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3771
a61af66fc99e Initial load
duke
parents:
diff changeset
3772 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3773 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3774 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3775 // Measured 8/7/03 at 896 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3776 // Measured 8/7/03 at 1080 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3777 // even larger with TraceJumps
a61af66fc99e Initial load
duke
parents:
diff changeset
3778 int pad = TraceJumps ? 512 : 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3779 CodeBuffer buffer("handler_blob", 1600 + pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3780 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3781 int frame_size_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3782 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3783 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3784
a61af66fc99e Initial load
duke
parents:
diff changeset
3785 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3786
6792
137868b7aa6f 7196199: java/text/Bidi/Bug6665028.java failed: Bidi run count incorrect
kvn
parents: 6790
diff changeset
3787 bool cause_return = (poll_type == POLL_AT_RETURN);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3788 // If this causes a return before the processing, then do a "restore"
a61af66fc99e Initial load
duke
parents:
diff changeset
3789 if (cause_return) {
a61af66fc99e Initial load
duke
parents:
diff changeset
3790 __ restore();
a61af66fc99e Initial load
duke
parents:
diff changeset
3791 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
3792 // Make it look like we were called via the poll
a61af66fc99e Initial load
duke
parents:
diff changeset
3793 // so that frame constructor always sees a valid return address
a61af66fc99e Initial load
duke
parents:
diff changeset
3794 __ ld_ptr(G2_thread, in_bytes(JavaThread::saved_exception_pc_offset()), O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3795 __ sub(O7, frame::pc_return_offset, O7);
a61af66fc99e Initial load
duke
parents:
diff changeset
3796 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3797
a61af66fc99e Initial load
duke
parents:
diff changeset
3798 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3799
a61af66fc99e Initial load
duke
parents:
diff changeset
3800 // setup last_Java_sp (blows G4)
a61af66fc99e Initial load
duke
parents:
diff changeset
3801 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3802
a61af66fc99e Initial load
duke
parents:
diff changeset
3803 // call into the runtime to handle illegal instructions exception
a61af66fc99e Initial load
duke
parents:
diff changeset
3804 // Do not use call_VM_leaf, because we need to make a GC map at this call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3805 __ mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3806 __ save_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3807 __ call(call_ptr);
a61af66fc99e Initial load
duke
parents:
diff changeset
3808 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3809
a61af66fc99e Initial load
duke
parents:
diff changeset
3810 // Set an oopmap for the call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3811 // We need this not only for callee-saved registers, but also for volatile
a61af66fc99e Initial load
duke
parents:
diff changeset
3812 // registers that the compiler might be keeping live across a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
3813
a61af66fc99e Initial load
duke
parents:
diff changeset
3814 oop_maps->add_gc_map( __ offset() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3815
a61af66fc99e Initial load
duke
parents:
diff changeset
3816 __ restore_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3817 // clear last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3818 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3819
a61af66fc99e Initial load
duke
parents:
diff changeset
3820 // Check for exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
3821 Label pending;
a61af66fc99e Initial load
duke
parents:
diff changeset
3822
a61af66fc99e Initial load
duke
parents:
diff changeset
3823 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O1);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3824 __ br_notnull_short(O1, Assembler::pn, pending);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3825
a61af66fc99e Initial load
duke
parents:
diff changeset
3826 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3827
a61af66fc99e Initial load
duke
parents:
diff changeset
3828 // We are back the the original state on entry and ready to go.
a61af66fc99e Initial load
duke
parents:
diff changeset
3829
a61af66fc99e Initial load
duke
parents:
diff changeset
3830 __ retl();
a61af66fc99e Initial load
duke
parents:
diff changeset
3831 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3832
a61af66fc99e Initial load
duke
parents:
diff changeset
3833 // Pending exception after the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
3834
a61af66fc99e Initial load
duke
parents:
diff changeset
3835 __ bind(pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3836
a61af66fc99e Initial load
duke
parents:
diff changeset
3837 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3838
a61af66fc99e Initial load
duke
parents:
diff changeset
3839 // We are back the the original state on entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3840
a61af66fc99e Initial load
duke
parents:
diff changeset
3841 // Tail-call forward_exception_entry, with the issuing PC in O7,
a61af66fc99e Initial load
duke
parents:
diff changeset
3842 // so it looks like the original nmethod called forward_exception_entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3843 __ set((intptr_t)StubRoutines::forward_exception_entry(), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3844 __ JMP(O0, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3845 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3846
a61af66fc99e Initial load
duke
parents:
diff changeset
3847 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3848 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3849 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3850
a61af66fc99e Initial load
duke
parents:
diff changeset
3851 // return exception blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3852 return SafepointBlob::create(&buffer, oop_maps, frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3853 }
a61af66fc99e Initial load
duke
parents:
diff changeset
3854
a61af66fc99e Initial load
duke
parents:
diff changeset
3855 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3856 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
a61af66fc99e Initial load
duke
parents:
diff changeset
3857 //
a61af66fc99e Initial load
duke
parents:
diff changeset
3858 // Generate a stub that calls into vm to find out the proper destination
a61af66fc99e Initial load
duke
parents:
diff changeset
3859 // of a java call. All the argument registers are live at this point
a61af66fc99e Initial load
duke
parents:
diff changeset
3860 // but since this is generic code we don't know what they are and the caller
a61af66fc99e Initial load
duke
parents:
diff changeset
3861 // must do any gc of the args.
a61af66fc99e Initial load
duke
parents:
diff changeset
3862 //
3442
f7d55ea6ee56 7045514: SPARC assembly code for JSR 292 ricochet frames
never
parents: 2405
diff changeset
3863 RuntimeStub* SharedRuntime::generate_resolve_blob(address destination, const char* name) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3864 assert (StubRoutines::forward_exception_entry() != NULL, "must be generated before");
a61af66fc99e Initial load
duke
parents:
diff changeset
3865
a61af66fc99e Initial load
duke
parents:
diff changeset
3866 // allocate space for the code
a61af66fc99e Initial load
duke
parents:
diff changeset
3867 ResourceMark rm;
a61af66fc99e Initial load
duke
parents:
diff changeset
3868 // setup code generation tools
a61af66fc99e Initial load
duke
parents:
diff changeset
3869 // Measured 8/7/03 at 896 in 32bit debug build (no VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3870 // Measured 8/7/03 at 1080 in 32bit debug build (VerifyThread)
a61af66fc99e Initial load
duke
parents:
diff changeset
3871 // even larger with TraceJumps
a61af66fc99e Initial load
duke
parents:
diff changeset
3872 int pad = TraceJumps ? 512 : 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
3873 CodeBuffer buffer(name, 1600 + pad, 512);
a61af66fc99e Initial load
duke
parents:
diff changeset
3874 MacroAssembler* masm = new MacroAssembler(&buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
3875 int frame_size_words;
a61af66fc99e Initial load
duke
parents:
diff changeset
3876 OopMapSet *oop_maps = new OopMapSet();
a61af66fc99e Initial load
duke
parents:
diff changeset
3877 OopMap* map = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
3878
a61af66fc99e Initial load
duke
parents:
diff changeset
3879 int start = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3880
a61af66fc99e Initial load
duke
parents:
diff changeset
3881 map = RegisterSaver::save_live_registers(masm, 0, &frame_size_words);
a61af66fc99e Initial load
duke
parents:
diff changeset
3882
a61af66fc99e Initial load
duke
parents:
diff changeset
3883 int frame_complete = __ offset();
a61af66fc99e Initial load
duke
parents:
diff changeset
3884
a61af66fc99e Initial load
duke
parents:
diff changeset
3885 // setup last_Java_sp (blows G4)
a61af66fc99e Initial load
duke
parents:
diff changeset
3886 __ set_last_Java_frame(SP, noreg);
a61af66fc99e Initial load
duke
parents:
diff changeset
3887
a61af66fc99e Initial load
duke
parents:
diff changeset
3888 // call into the runtime to handle illegal instructions exception
a61af66fc99e Initial load
duke
parents:
diff changeset
3889 // Do not use call_VM_leaf, because we need to make a GC map at this call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3890 __ mov(G2_thread, O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3891 __ save_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3892 __ call(destination, relocInfo::runtime_call_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
3893 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3894
a61af66fc99e Initial load
duke
parents:
diff changeset
3895 // O0 contains the address we are going to jump to assuming no exception got installed
a61af66fc99e Initial load
duke
parents:
diff changeset
3896
a61af66fc99e Initial load
duke
parents:
diff changeset
3897 // Set an oopmap for the call site.
a61af66fc99e Initial load
duke
parents:
diff changeset
3898 // We need this not only for callee-saved registers, but also for volatile
a61af66fc99e Initial load
duke
parents:
diff changeset
3899 // registers that the compiler might be keeping live across a safepoint.
a61af66fc99e Initial load
duke
parents:
diff changeset
3900
a61af66fc99e Initial load
duke
parents:
diff changeset
3901 oop_maps->add_gc_map( __ offset() - start, map);
a61af66fc99e Initial load
duke
parents:
diff changeset
3902
a61af66fc99e Initial load
duke
parents:
diff changeset
3903 __ restore_thread(L7_thread_cache);
a61af66fc99e Initial load
duke
parents:
diff changeset
3904 // clear last_Java_sp
a61af66fc99e Initial load
duke
parents:
diff changeset
3905 __ reset_last_Java_frame();
a61af66fc99e Initial load
duke
parents:
diff changeset
3906
a61af66fc99e Initial load
duke
parents:
diff changeset
3907 // Check for exceptions
a61af66fc99e Initial load
duke
parents:
diff changeset
3908 Label pending;
a61af66fc99e Initial load
duke
parents:
diff changeset
3909
a61af66fc99e Initial load
duke
parents:
diff changeset
3910 __ ld_ptr(G2_thread, in_bytes(Thread::pending_exception_offset()), O1);
3839
3d42f82cd811 7063628: Use cbcond on T4
kvn
parents: 3442
diff changeset
3911 __ br_notnull_short(O1, Assembler::pn, pending);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3912
6725
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3913 // get the returned Method*
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3914
da91efe96a93 6964458: Reimplement class meta-data storage to use native memory
coleenp
parents: 6266
diff changeset
3915 __ get_vm_result_2(G5_method);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3916 __ stx(G5_method, SP, RegisterSaver::G5_offset()+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
3917
a61af66fc99e Initial load
duke
parents:
diff changeset
3918 // O0 is where we want to jump, overwrite G3 which is saved and scratch
a61af66fc99e Initial load
duke
parents:
diff changeset
3919
a61af66fc99e Initial load
duke
parents:
diff changeset
3920 __ stx(O0, SP, RegisterSaver::G3_offset()+STACK_BIAS);
a61af66fc99e Initial load
duke
parents:
diff changeset
3921
a61af66fc99e Initial load
duke
parents:
diff changeset
3922 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3923
a61af66fc99e Initial load
duke
parents:
diff changeset
3924 // We are back the the original state on entry and ready to go.
a61af66fc99e Initial load
duke
parents:
diff changeset
3925
a61af66fc99e Initial load
duke
parents:
diff changeset
3926 __ JMP(G3, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3927 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3928
a61af66fc99e Initial load
duke
parents:
diff changeset
3929 // Pending exception after the safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
3930
a61af66fc99e Initial load
duke
parents:
diff changeset
3931 __ bind(pending);
a61af66fc99e Initial load
duke
parents:
diff changeset
3932
a61af66fc99e Initial load
duke
parents:
diff changeset
3933 RegisterSaver::restore_live_registers(masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
3934
a61af66fc99e Initial load
duke
parents:
diff changeset
3935 // We are back the the original state on entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3936
a61af66fc99e Initial load
duke
parents:
diff changeset
3937 // Tail-call forward_exception_entry, with the issuing PC in O7,
a61af66fc99e Initial load
duke
parents:
diff changeset
3938 // so it looks like the original nmethod called forward_exception_entry.
a61af66fc99e Initial load
duke
parents:
diff changeset
3939 __ set((intptr_t)StubRoutines::forward_exception_entry(), O0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3940 __ JMP(O0, 0);
a61af66fc99e Initial load
duke
parents:
diff changeset
3941 __ delayed()->nop();
a61af66fc99e Initial load
duke
parents:
diff changeset
3942
a61af66fc99e Initial load
duke
parents:
diff changeset
3943 // -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
3944 // make sure all code is generated
a61af66fc99e Initial load
duke
parents:
diff changeset
3945 masm->flush();
a61af66fc99e Initial load
duke
parents:
diff changeset
3946
a61af66fc99e Initial load
duke
parents:
diff changeset
3947 // return the blob
a61af66fc99e Initial load
duke
parents:
diff changeset
3948 // frame_size_words or bytes??
a61af66fc99e Initial load
duke
parents:
diff changeset
3949 return RuntimeStub::new_runtime_stub(name, &buffer, frame_complete, frame_size_words, oop_maps, true);
a61af66fc99e Initial load
duke
parents:
diff changeset
3950 }