Mercurial > hg > truffle
annotate src/share/vm/c1/c1_LIRAssembler.cpp @ 6725:da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
Summary: Remove PermGen, allocate meta-data in metaspace linked to class loaders, rewrite GC walking, rewrite and rename metadata to be C++ classes
Reviewed-by: jmasa, stefank, never, coleenp, kvn, brutisso, mgerdin, dholmes, jrose, twisti, roland
Contributed-by: jmasa <jon.masamitsu@oracle.com>, stefank <stefan.karlsson@oracle.com>, mgerdin <mikael.gerdin@oracle.com>, never <tom.rodriguez@oracle.com>
| author | coleenp |
|---|---|
| date | Sat, 01 Sep 2012 13:25:18 -0400 |
| parents | 7a302948f5a4 |
| children | 7eca5de9e0b6 |
| rev | line source |
|---|---|
| 0 | 1 /* |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
2 * Copyright (c) 2000, 2012, Oracle and/or its affiliates. All rights reserved. |
| 0 | 3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER. |
| 4 * | |
| 5 * This code is free software; you can redistribute it and/or modify it | |
| 6 * under the terms of the GNU General Public License version 2 only, as | |
| 7 * published by the Free Software Foundation. | |
| 8 * | |
| 9 * This code is distributed in the hope that it will be useful, but WITHOUT | |
| 10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
| 11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License | |
| 12 * version 2 for more details (a copy is included in the LICENSE file that | |
| 13 * accompanied this code). | |
| 14 * | |
| 15 * You should have received a copy of the GNU General Public License version | |
| 16 * 2 along with this work; if not, write to the Free Software Foundation, | |
| 17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA. | |
| 18 * | |
|
1552
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
20 * or visit www.oracle.com if you need additional information or have any |
|
c18cbe5936b8
6941466: Oracle rebranding changes for Hotspot repositories
trims
parents:
1378
diff
changeset
|
21 * questions. |
| 0 | 22 * |
| 23 */ | |
| 24 | |
| 1972 | 25 #include "precompiled.hpp" |
| 26 #include "c1/c1_Compilation.hpp" | |
| 27 #include "c1/c1_Instruction.hpp" | |
| 28 #include "c1/c1_InstructionPrinter.hpp" | |
| 29 #include "c1/c1_LIRAssembler.hpp" | |
| 30 #include "c1/c1_MacroAssembler.hpp" | |
| 31 #include "c1/c1_ValueStack.hpp" | |
| 32 #include "ci/ciInstance.hpp" | |
| 33 #ifdef TARGET_ARCH_x86 | |
| 34 # include "nativeInst_x86.hpp" | |
| 35 # include "vmreg_x86.inline.hpp" | |
| 36 #endif | |
| 37 #ifdef TARGET_ARCH_sparc | |
| 38 # include "nativeInst_sparc.hpp" | |
| 39 # include "vmreg_sparc.inline.hpp" | |
| 40 #endif | |
| 41 #ifdef TARGET_ARCH_zero | |
| 42 # include "nativeInst_zero.hpp" | |
| 43 # include "vmreg_zero.inline.hpp" | |
| 44 #endif | |
|
2192
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
45 #ifdef TARGET_ARCH_arm |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
46 # include "nativeInst_arm.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
47 # include "vmreg_arm.inline.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
48 #endif |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
49 #ifdef TARGET_ARCH_ppc |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
50 # include "nativeInst_ppc.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
51 # include "vmreg_ppc.inline.hpp" |
|
b92c45f2bc75
7016023: Enable building ARM and PPC from src/closed repository
bobv
parents:
2089
diff
changeset
|
52 #endif |
| 0 | 53 |
| 54 | |
| 55 void LIR_Assembler::patching_epilog(PatchingStub* patch, LIR_PatchCode patch_code, Register obj, CodeEmitInfo* info) { | |
| 56 // we must have enough patching space so that call can be inserted | |
| 57 while ((intx) _masm->pc() - (intx) patch->pc_start() < NativeCall::instruction_size) { | |
| 58 _masm->nop(); | |
| 59 } | |
| 60 patch->install(_masm, patch_code, obj, info); | |
| 61 append_patching_stub(patch); | |
| 62 | |
| 63 #ifdef ASSERT | |
| 1819 | 64 Bytecodes::Code code = info->scope()->method()->java_code_at_bci(info->stack()->bci()); |
| 0 | 65 if (patch->id() == PatchingStub::access_field_id) { |
| 66 switch (code) { | |
| 67 case Bytecodes::_putstatic: | |
| 68 case Bytecodes::_getstatic: | |
| 69 case Bytecodes::_putfield: | |
| 70 case Bytecodes::_getfield: | |
| 71 break; | |
| 72 default: | |
| 73 ShouldNotReachHere(); | |
| 74 } | |
| 75 } else if (patch->id() == PatchingStub::load_klass_id) { | |
| 76 switch (code) { | |
| 77 case Bytecodes::_new: | |
| 78 case Bytecodes::_anewarray: | |
| 79 case Bytecodes::_multianewarray: | |
| 80 case Bytecodes::_instanceof: | |
| 81 case Bytecodes::_checkcast: | |
|
6725
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
82 break; |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
83 default: |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
84 ShouldNotReachHere(); |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
85 } |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
86 } else if (patch->id() == PatchingStub::load_mirror_id) { |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
87 switch (code) { |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
88 case Bytecodes::_putstatic: |
|
da91efe96a93
6964458: Reimplement class meta-data storage to use native memory
coleenp
parents:
6616
diff
changeset
|
89 case Bytecodes::_getstatic: |
| 0 | 90 case Bytecodes::_ldc: |
| 91 case Bytecodes::_ldc_w: | |
| 92 break; | |
| 93 default: | |
| 94 ShouldNotReachHere(); | |
| 95 } | |
| 96 } else { | |
| 97 ShouldNotReachHere(); | |
| 98 } | |
| 99 #endif | |
| 100 } | |
| 101 | |
| 102 | |
| 103 //--------------------------------------------------------------- | |
| 104 | |
| 105 | |
| 106 LIR_Assembler::LIR_Assembler(Compilation* c): | |
| 107 _compilation(c) | |
| 108 , _masm(c->masm()) | |
| 342 | 109 , _bs(Universe::heap()->barrier_set()) |
| 0 | 110 , _frame_map(c->frame_map()) |
| 111 , _current_block(NULL) | |
| 112 , _pending_non_safepoint(NULL) | |
| 113 , _pending_non_safepoint_offset(0) | |
| 114 { | |
| 115 _slow_case_stubs = new CodeStubList(); | |
| 116 } | |
| 117 | |
| 118 | |
| 119 LIR_Assembler::~LIR_Assembler() { | |
| 120 } | |
| 121 | |
| 122 | |
| 123 void LIR_Assembler::append_patching_stub(PatchingStub* stub) { | |
| 124 _slow_case_stubs->append(stub); | |
| 125 } | |
| 126 | |
| 127 | |
| 128 void LIR_Assembler::check_codespace() { | |
| 129 CodeSection* cs = _masm->code_section(); | |
|
3896
b346f13112d8
7085279: C1 overflows code buffer with VerifyOops and CompressedOops
iveresov
parents:
2468
diff
changeset
|
130 if (cs->remaining() < (int)(NOT_LP64(1*K)LP64_ONLY(2*K))) { |
| 0 | 131 BAILOUT("CodeBuffer overflow"); |
| 132 } | |
| 133 } | |
| 134 | |
| 135 | |
| 136 void LIR_Assembler::emit_code_stub(CodeStub* stub) { | |
| 137 _slow_case_stubs->append(stub); | |
| 138 } | |
| 139 | |
| 140 void LIR_Assembler::emit_stubs(CodeStubList* stub_list) { | |
| 141 for (int m = 0; m < stub_list->length(); m++) { | |
| 142 CodeStub* s = (*stub_list)[m]; | |
| 143 | |
| 144 check_codespace(); | |
| 145 CHECK_BAILOUT(); | |
| 146 | |
| 147 #ifndef PRODUCT | |
| 148 if (CommentedAssembly) { | |
| 149 stringStream st; | |
| 150 s->print_name(&st); | |
| 151 st.print(" slow case"); | |
| 152 _masm->block_comment(st.as_string()); | |
| 153 } | |
| 154 #endif | |
| 155 s->emit_code(this); | |
| 156 #ifdef ASSERT | |
| 157 s->assert_no_unbound_labels(); | |
| 158 #endif | |
| 159 } | |
| 160 } | |
| 161 | |
| 162 | |
| 163 void LIR_Assembler::emit_slow_case_stubs() { | |
| 164 emit_stubs(_slow_case_stubs); | |
| 165 } | |
| 166 | |
| 167 | |
| 168 bool LIR_Assembler::needs_icache(ciMethod* method) const { | |
| 169 return !method->is_static(); | |
| 170 } | |
| 171 | |
| 172 | |
| 173 int LIR_Assembler::code_offset() const { | |
| 174 return _masm->offset(); | |
| 175 } | |
| 176 | |
| 177 | |
| 178 address LIR_Assembler::pc() const { | |
| 179 return _masm->pc(); | |
| 180 } | |
| 181 | |
| 182 | |
| 183 void LIR_Assembler::emit_exception_entries(ExceptionInfoList* info_list) { | |
| 184 for (int i = 0; i < info_list->length(); i++) { | |
| 185 XHandlers* handlers = info_list->at(i)->exception_handlers(); | |
| 186 | |
| 187 for (int j = 0; j < handlers->length(); j++) { | |
| 188 XHandler* handler = handlers->handler_at(j); | |
| 189 assert(handler->lir_op_id() != -1, "handler not processed by LinearScan"); | |
| 190 assert(handler->entry_code() == NULL || | |
| 191 handler->entry_code()->instructions_list()->last()->code() == lir_branch || | |
| 192 handler->entry_code()->instructions_list()->last()->code() == lir_delay_slot, "last operation must be branch"); | |
| 193 | |
| 194 if (handler->entry_pco() == -1) { | |
| 195 // entry code not emitted yet | |
| 196 if (handler->entry_code() != NULL && handler->entry_code()->instructions_list()->length() > 1) { | |
| 197 handler->set_entry_pco(code_offset()); | |
| 198 if (CommentedAssembly) { | |
| 199 _masm->block_comment("Exception adapter block"); | |
| 200 } | |
| 201 emit_lir_list(handler->entry_code()); | |
| 202 } else { | |
| 203 handler->set_entry_pco(handler->entry_block()->exception_handler_pco()); | |
| 204 } | |
| 205 | |
| 206 assert(handler->entry_pco() != -1, "must be set now"); | |
| 207 } | |
| 208 } | |
| 209 } | |
| 210 } | |
| 211 | |
| 212 | |
| 213 void LIR_Assembler::emit_code(BlockList* hir) { | |
| 214 if (PrintLIR) { | |
| 215 print_LIR(hir); | |
| 216 } | |
| 217 | |
| 218 int n = hir->length(); | |
| 219 for (int i = 0; i < n; i++) { | |
| 220 emit_block(hir->at(i)); | |
| 221 CHECK_BAILOUT(); | |
| 222 } | |
| 223 | |
| 224 flush_debug_info(code_offset()); | |
| 225 | |
| 226 DEBUG_ONLY(check_no_unbound_labels()); | |
| 227 } | |
| 228 | |
| 229 | |
| 230 void LIR_Assembler::emit_block(BlockBegin* block) { | |
| 231 if (block->is_set(BlockBegin::backward_branch_target_flag)) { | |
| 232 align_backward_branch_target(); | |
| 233 } | |
| 234 | |
| 235 // if this block is the start of an exception handler, record the | |
| 236 // PC offset of the first instruction for later construction of | |
| 237 // the ExceptionHandlerTable | |
| 238 if (block->is_set(BlockBegin::exception_entry_flag)) { | |
| 239 block->set_exception_handler_pco(code_offset()); | |
| 240 } | |
| 241 | |
| 242 #ifndef PRODUCT | |
| 243 if (PrintLIRWithAssembly) { | |
| 244 // don't print Phi's | |
| 245 InstructionPrinter ip(false); | |
| 246 block->print(ip); | |
| 247 } | |
| 248 #endif /* PRODUCT */ | |
| 249 | |
| 250 assert(block->lir() != NULL, "must have LIR"); | |
| 304 | 251 X86_ONLY(assert(_masm->rsp_offset() == 0, "frame size should be fixed")); |
| 0 | 252 |
| 253 #ifndef PRODUCT | |
| 254 if (CommentedAssembly) { | |
| 255 stringStream st; | |
| 1819 | 256 st.print_cr(" block B%d [%d, %d]", block->block_id(), block->bci(), block->end()->printable_bci()); |
| 0 | 257 _masm->block_comment(st.as_string()); |
| 258 } | |
| 259 #endif | |
| 260 | |
| 261 emit_lir_list(block->lir()); | |
| 262 | |
| 304 | 263 X86_ONLY(assert(_masm->rsp_offset() == 0, "frame size should be fixed")); |
| 0 | 264 } |
| 265 | |
| 266 | |
| 267 void LIR_Assembler::emit_lir_list(LIR_List* list) { | |
| 268 peephole(list); | |
| 269 | |
| 270 int n = list->length(); | |
| 271 for (int i = 0; i < n; i++) { | |
| 272 LIR_Op* op = list->at(i); | |
| 273 | |
| 274 check_codespace(); | |
| 275 CHECK_BAILOUT(); | |
| 276 | |
| 277 #ifndef PRODUCT | |
| 278 if (CommentedAssembly) { | |
| 279 // Don't record out every op since that's too verbose. Print | |
| 280 // branches since they include block and stub names. Also print | |
| 281 // patching moves since they generate funny looking code. | |
| 282 if (op->code() == lir_branch || | |
| 283 (op->code() == lir_move && op->as_Op1()->patch_code() != lir_patch_none)) { | |
| 284 stringStream st; | |
| 285 op->print_on(&st); | |
| 286 _masm->block_comment(st.as_string()); | |
| 287 } | |
| 288 } | |
| 289 if (PrintLIRWithAssembly) { | |
| 290 // print out the LIR operation followed by the resulting assembly | |
| 291 list->at(i)->print(); tty->cr(); | |
| 292 } | |
| 293 #endif /* PRODUCT */ | |
| 294 | |
| 295 op->emit_code(this); | |
| 296 | |
| 297 if (compilation()->debug_info_recorder()->recording_non_safepoints()) { | |
| 298 process_debug_info(op); | |
| 299 } | |
| 300 | |
| 301 #ifndef PRODUCT | |
| 302 if (PrintLIRWithAssembly) { | |
| 303 _masm->code()->decode(); | |
| 304 } | |
| 305 #endif /* PRODUCT */ | |
| 306 } | |
| 307 } | |
| 308 | |
| 309 #ifdef ASSERT | |
| 310 void LIR_Assembler::check_no_unbound_labels() { | |
| 311 CHECK_BAILOUT(); | |
| 312 | |
| 313 for (int i = 0; i < _branch_target_blocks.length() - 1; i++) { | |
| 314 if (!_branch_target_blocks.at(i)->label()->is_bound()) { | |
| 315 tty->print_cr("label of block B%d is not bound", _branch_target_blocks.at(i)->block_id()); | |
| 316 assert(false, "unbound label"); | |
| 317 } | |
| 318 } | |
| 319 } | |
| 320 #endif | |
| 321 | |
| 322 //----------------------------------debug info-------------------------------- | |
| 323 | |
| 324 | |
| 325 void LIR_Assembler::add_debug_info_for_branch(CodeEmitInfo* info) { | |
| 326 _masm->code_section()->relocate(pc(), relocInfo::poll_type); | |
| 327 int pc_offset = code_offset(); | |
| 328 flush_debug_info(pc_offset); | |
| 329 info->record_debug_info(compilation()->debug_info_recorder(), pc_offset); | |
| 330 if (info->exception_handlers() != NULL) { | |
| 331 compilation()->add_exception_handlers_for_pco(pc_offset, info->exception_handlers()); | |
| 332 } | |
| 333 } | |
| 334 | |
| 335 | |
| 1564 | 336 void LIR_Assembler::add_call_info(int pc_offset, CodeEmitInfo* cinfo) { |
| 0 | 337 flush_debug_info(pc_offset); |
| 1564 | 338 cinfo->record_debug_info(compilation()->debug_info_recorder(), pc_offset); |
| 0 | 339 if (cinfo->exception_handlers() != NULL) { |
| 340 compilation()->add_exception_handlers_for_pco(pc_offset, cinfo->exception_handlers()); | |
| 341 } | |
| 342 } | |
| 343 | |
| 344 static ValueStack* debug_info(Instruction* ins) { | |
| 345 StateSplit* ss = ins->as_StateSplit(); | |
| 346 if (ss != NULL) return ss->state(); | |
| 1819 | 347 return ins->state_before(); |
| 0 | 348 } |
| 349 | |
| 350 void LIR_Assembler::process_debug_info(LIR_Op* op) { | |
| 351 Instruction* src = op->source(); | |
| 352 if (src == NULL) return; | |
| 353 int pc_offset = code_offset(); | |
| 354 if (_pending_non_safepoint == src) { | |
| 355 _pending_non_safepoint_offset = pc_offset; | |
| 356 return; | |
| 357 } | |
| 358 ValueStack* vstack = debug_info(src); | |
| 359 if (vstack == NULL) return; | |
| 360 if (_pending_non_safepoint != NULL) { | |
| 361 // Got some old debug info. Get rid of it. | |
| 1819 | 362 if (debug_info(_pending_non_safepoint) == vstack) { |
| 0 | 363 _pending_non_safepoint_offset = pc_offset; |
| 364 return; | |
| 365 } | |
| 366 if (_pending_non_safepoint_offset < pc_offset) { | |
| 367 record_non_safepoint_debug_info(); | |
| 368 } | |
| 369 _pending_non_safepoint = NULL; | |
| 370 } | |
| 371 // Remember the debug info. | |
| 372 if (pc_offset > compilation()->debug_info_recorder()->last_pc_offset()) { | |
| 373 _pending_non_safepoint = src; | |
| 374 _pending_non_safepoint_offset = pc_offset; | |
| 375 } | |
| 376 } | |
| 377 | |
| 378 // Index caller states in s, where 0 is the oldest, 1 its callee, etc. | |
| 379 // Return NULL if n is too large. | |
| 380 // Returns the caller_bci for the next-younger state, also. | |
| 381 static ValueStack* nth_oldest(ValueStack* s, int n, int& bci_result) { | |
| 382 ValueStack* t = s; | |
| 383 for (int i = 0; i < n; i++) { | |
| 384 if (t == NULL) break; | |
| 385 t = t->caller_state(); | |
| 386 } | |
| 387 if (t == NULL) return NULL; | |
| 388 for (;;) { | |
| 389 ValueStack* tc = t->caller_state(); | |
| 390 if (tc == NULL) return s; | |
| 391 t = tc; | |
| 1819 | 392 bci_result = tc->bci(); |
| 0 | 393 s = s->caller_state(); |
| 394 } | |
| 395 } | |
| 396 | |
| 397 void LIR_Assembler::record_non_safepoint_debug_info() { | |
| 398 int pc_offset = _pending_non_safepoint_offset; | |
| 399 ValueStack* vstack = debug_info(_pending_non_safepoint); | |
| 1819 | 400 int bci = vstack->bci(); |
| 0 | 401 |
| 402 DebugInformationRecorder* debug_info = compilation()->debug_info_recorder(); | |
| 403 assert(debug_info->recording_non_safepoints(), "sanity"); | |
| 404 | |
| 405 debug_info->add_non_safepoint(pc_offset); | |
| 406 | |
| 407 // Visit scopes from oldest to youngest. | |
| 408 for (int n = 0; ; n++) { | |
| 409 int s_bci = bci; | |
| 410 ValueStack* s = nth_oldest(vstack, n, s_bci); | |
| 411 if (s == NULL) break; | |
| 412 IRScope* scope = s->scope(); | |
|
900
9987d9d5eb0e
6833129: specjvm98 fails with NullPointerException in the compiler with -XX:DeoptimizeALot
cfang
parents:
380
diff
changeset
|
413 //Always pass false for reexecute since these ScopeDescs are never used for deopt |
| 1819 | 414 debug_info->describe_scope(pc_offset, scope->method(), s->bci(), false/*reexecute*/); |
| 0 | 415 } |
| 416 | |
| 417 debug_info->end_non_safepoint(pc_offset); | |
| 418 } | |
| 419 | |
| 420 | |
| 421 void LIR_Assembler::add_debug_info_for_null_check_here(CodeEmitInfo* cinfo) { | |
| 422 add_debug_info_for_null_check(code_offset(), cinfo); | |
| 423 } | |
| 424 | |
| 425 void LIR_Assembler::add_debug_info_for_null_check(int pc_offset, CodeEmitInfo* cinfo) { | |
| 426 ImplicitNullCheckStub* stub = new ImplicitNullCheckStub(pc_offset, cinfo); | |
| 427 emit_code_stub(stub); | |
| 428 } | |
| 429 | |
| 430 void LIR_Assembler::add_debug_info_for_div0_here(CodeEmitInfo* info) { | |
| 431 add_debug_info_for_div0(code_offset(), info); | |
| 432 } | |
| 433 | |
| 434 void LIR_Assembler::add_debug_info_for_div0(int pc_offset, CodeEmitInfo* cinfo) { | |
| 435 DivByZeroStub* stub = new DivByZeroStub(pc_offset, cinfo); | |
| 436 emit_code_stub(stub); | |
| 437 } | |
| 438 | |
| 439 void LIR_Assembler::emit_rtcall(LIR_OpRTCall* op) { | |
| 440 rt_call(op->result_opr(), op->addr(), op->arguments(), op->tmp(), op->info()); | |
| 441 } | |
| 442 | |
| 443 | |
| 444 void LIR_Assembler::emit_call(LIR_OpJavaCall* op) { | |
| 445 verify_oop_map(op->info()); | |
| 446 | |
| 447 if (os::is_MP()) { | |
| 448 // must align calls sites, otherwise they can't be updated atomically on MP hardware | |
| 449 align_call(op->code()); | |
| 450 } | |
| 451 | |
| 452 // emit the static call stub stuff out of line | |
| 453 emit_static_call_stub(); | |
| 454 | |
| 455 switch (op->code()) { | |
| 456 case lir_static_call: | |
|
6616
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
457 case lir_dynamic_call: |
| 1295 | 458 call(op, relocInfo::static_call_type); |
| 0 | 459 break; |
| 460 case lir_optvirtual_call: | |
| 1295 | 461 call(op, relocInfo::opt_virtual_call_type); |
| 0 | 462 break; |
| 463 case lir_icvirtual_call: | |
| 1295 | 464 ic_call(op); |
| 0 | 465 break; |
| 466 case lir_virtual_call: | |
| 1295 | 467 vtable_call(op); |
| 0 | 468 break; |
|
6616
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
469 default: |
|
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
470 fatal(err_msg_res("unexpected op code: %s", op->name())); |
|
7a302948f5a4
7192167: JSR 292: C1 has old broken code which needs to be removed
twisti
parents:
6084
diff
changeset
|
471 break; |
| 0 | 472 } |
| 1295 | 473 |
|
1691
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
474 // JSR 292 |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
475 // Record if this method has MethodHandle invokes. |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
476 if (op->is_method_handle_invoke()) { |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
477 compilation()->set_has_method_handle_invokes(true); |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
478 } |
|
4a665be40fd3
6975855: don't emit deopt MH handler in C1 if not required
twisti
parents:
1579
diff
changeset
|
479 |
| 304 | 480 #if defined(X86) && defined(TIERED) |
| 0 | 481 // C2 leave fpu stack dirty clean it |
| 482 if (UseSSE < 2) { | |
| 483 int i; | |
| 484 for ( i = 1; i <= 7 ; i++ ) { | |
| 485 ffree(i); | |
| 486 } | |
| 487 if (!op->result_opr()->is_float_kind()) { | |
| 488 ffree(0); | |
| 489 } | |
| 490 } | |
| 304 | 491 #endif // X86 && TIERED |
| 0 | 492 } |
| 493 | |
| 494 | |
| 495 void LIR_Assembler::emit_opLabel(LIR_OpLabel* op) { | |
| 496 _masm->bind (*(op->label())); | |
| 497 } | |
| 498 | |
| 499 | |
| 500 void LIR_Assembler::emit_op1(LIR_Op1* op) { | |
| 501 switch (op->code()) { | |
| 502 case lir_move: | |
| 503 if (op->move_kind() == lir_move_volatile) { | |
| 504 assert(op->patch_code() == lir_patch_none, "can't patch volatiles"); | |
| 505 volatile_move_op(op->in_opr(), op->result_opr(), op->type(), op->info()); | |
| 506 } else { | |
| 507 move_op(op->in_opr(), op->result_opr(), op->type(), | |
| 2002 | 508 op->patch_code(), op->info(), op->pop_fpu_stack(), |
| 509 op->move_kind() == lir_move_unaligned, | |
| 510 op->move_kind() == lir_move_wide); | |
| 0 | 511 } |
| 512 break; | |
| 513 | |
| 514 case lir_prefetchr: | |
| 515 prefetchr(op->in_opr()); | |
| 516 break; | |
| 517 | |
| 518 case lir_prefetchw: | |
| 519 prefetchw(op->in_opr()); | |
| 520 break; | |
| 521 | |
| 522 case lir_roundfp: { | |
| 523 LIR_OpRoundFP* round_op = op->as_OpRoundFP(); | |
| 524 roundfp_op(round_op->in_opr(), round_op->tmp(), round_op->result_opr(), round_op->pop_fpu_stack()); | |
| 525 break; | |
| 526 } | |
| 527 | |
| 528 case lir_return: | |
| 529 return_op(op->in_opr()); | |
| 530 break; | |
| 531 | |
| 532 case lir_safepoint: | |
| 533 if (compilation()->debug_info_recorder()->last_pc_offset() == code_offset()) { | |
| 534 _masm->nop(); | |
| 535 } | |
| 536 safepoint_poll(op->in_opr(), op->info()); | |
| 537 break; | |
| 538 | |
| 539 case lir_fxch: | |
| 540 fxch(op->in_opr()->as_jint()); | |
| 541 break; | |
| 542 | |
| 543 case lir_fld: | |
| 544 fld(op->in_opr()->as_jint()); | |
| 545 break; | |
| 546 | |
| 547 case lir_ffree: | |
| 548 ffree(op->in_opr()->as_jint()); | |
| 549 break; | |
| 550 | |
| 551 case lir_branch: | |
| 552 break; | |
| 553 | |
| 554 case lir_push: | |
| 555 push(op->in_opr()); | |
| 556 break; | |
| 557 | |
| 558 case lir_pop: | |
| 559 pop(op->in_opr()); | |
| 560 break; | |
| 561 | |
| 562 case lir_neg: | |
| 563 negate(op->in_opr(), op->result_opr()); | |
| 564 break; | |
| 565 | |
| 566 case lir_leal: | |
| 567 leal(op->in_opr(), op->result_opr()); | |
| 568 break; | |
| 569 | |
| 570 case lir_null_check: | |
| 571 if (GenerateCompilerNullChecks) { | |
| 572 add_debug_info_for_null_check_here(op->info()); | |
| 573 | |
| 574 if (op->in_opr()->is_single_cpu()) { | |
| 575 _masm->null_check(op->in_opr()->as_register()); | |
| 576 } else { | |
| 577 Unimplemented(); | |
| 578 } | |
| 579 } | |
| 580 break; | |
| 581 | |
| 582 case lir_monaddr: | |
| 583 monitor_address(op->in_opr()->as_constant_ptr()->as_jint(), op->result_opr()); | |
| 584 break; | |
| 585 | |
| 1783 | 586 #ifdef SPARC |
| 587 case lir_pack64: | |
| 588 pack64(op->in_opr(), op->result_opr()); | |
| 589 break; | |
| 590 | |
| 591 case lir_unpack64: | |
| 592 unpack64(op->in_opr(), op->result_opr()); | |
| 593 break; | |
| 594 #endif | |
| 595 | |
|
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
596 case lir_unwind: |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
597 unwind_op(op->in_opr()); |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
598 break; |
|
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
599 |
| 0 | 600 default: |
| 601 Unimplemented(); | |
| 602 break; | |
| 603 } | |
| 604 } | |
| 605 | |
| 606 | |
| 607 void LIR_Assembler::emit_op0(LIR_Op0* op) { | |
| 608 switch (op->code()) { | |
| 609 case lir_word_align: { | |
| 610 while (code_offset() % BytesPerWord != 0) { | |
| 611 _masm->nop(); | |
| 612 } | |
| 613 break; | |
| 614 } | |
| 615 | |
| 616 case lir_nop: | |
| 617 assert(op->info() == NULL, "not supported"); | |
| 618 _masm->nop(); | |
| 619 break; | |
| 620 | |
| 621 case lir_label: | |
| 622 Unimplemented(); | |
| 623 break; | |
| 624 | |
| 625 case lir_build_frame: | |
| 626 build_frame(); | |
| 627 break; | |
| 628 | |
| 629 case lir_std_entry: | |
| 630 // init offsets | |
| 631 offsets()->set_value(CodeOffsets::OSR_Entry, _masm->offset()); | |
| 632 _masm->align(CodeEntryAlignment); | |
| 633 if (needs_icache(compilation()->method())) { | |
| 634 check_icache(); | |
| 635 } | |
| 636 offsets()->set_value(CodeOffsets::Verified_Entry, _masm->offset()); | |
| 637 _masm->verified_entry(); | |
| 638 build_frame(); | |
| 639 offsets()->set_value(CodeOffsets::Frame_Complete, _masm->offset()); | |
| 640 break; | |
| 641 | |
| 642 case lir_osr_entry: | |
| 643 offsets()->set_value(CodeOffsets::OSR_Entry, _masm->offset()); | |
| 644 osr_entry(); | |
| 645 break; | |
| 646 | |
| 647 case lir_24bit_FPU: | |
| 648 set_24bit_FPU(); | |
| 649 break; | |
| 650 | |
| 651 case lir_reset_FPU: | |
| 652 reset_FPU(); | |
| 653 break; | |
| 654 | |
| 655 case lir_breakpoint: | |
| 656 breakpoint(); | |
| 657 break; | |
| 658 | |
| 659 case lir_fpop_raw: | |
| 660 fpop(); | |
| 661 break; | |
| 662 | |
| 663 case lir_membar: | |
| 664 membar(); | |
| 665 break; | |
| 666 | |
| 667 case lir_membar_acquire: | |
| 668 membar_acquire(); | |
| 669 break; | |
| 670 | |
| 671 case lir_membar_release: | |
| 672 membar_release(); | |
| 673 break; | |
| 674 | |
|
4966
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
675 case lir_membar_loadload: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
676 membar_loadload(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
677 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
678 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
679 case lir_membar_storestore: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
680 membar_storestore(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
681 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
682 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
683 case lir_membar_loadstore: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
684 membar_loadstore(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
685 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
686 |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
687 case lir_membar_storeload: |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
688 membar_storeload(); |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
689 break; |
|
701a83c86f28
7120481: storeStore barrier in constructor with final field
jiangli
parents:
3896
diff
changeset
|
690 |
| 0 | 691 case lir_get_thread: |
| 692 get_thread(op->result_opr()); | |
| 693 break; | |
| 694 | |
| 695 default: | |
| 696 ShouldNotReachHere(); | |
| 697 break; | |
| 698 } | |
| 699 } | |
| 700 | |
| 701 | |
| 702 void LIR_Assembler::emit_op2(LIR_Op2* op) { | |
| 703 switch (op->code()) { | |
| 704 case lir_cmp: | |
| 705 if (op->info() != NULL) { | |
| 706 assert(op->in_opr1()->is_address() || op->in_opr2()->is_address(), | |
| 707 "shouldn't be codeemitinfo for non-address operands"); | |
| 708 add_debug_info_for_null_check_here(op->info()); // exception possible | |
| 709 } | |
| 710 comp_op(op->condition(), op->in_opr1(), op->in_opr2(), op); | |
| 711 break; | |
| 712 | |
| 713 case lir_cmp_l2i: | |
| 714 case lir_cmp_fd2i: | |
| 715 case lir_ucmp_fd2i: | |
| 716 comp_fl2i(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op); | |
| 717 break; | |
| 718 | |
| 719 case lir_cmove: | |
|
2089
037c727f35fb
7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents:
2002
diff
changeset
|
720 cmove(op->condition(), op->in_opr1(), op->in_opr2(), op->result_opr(), op->type()); |
| 0 | 721 break; |
| 722 | |
| 723 case lir_shl: | |
| 724 case lir_shr: | |
| 725 case lir_ushr: | |
| 726 if (op->in_opr2()->is_constant()) { | |
| 727 shift_op(op->code(), op->in_opr1(), op->in_opr2()->as_constant_ptr()->as_jint(), op->result_opr()); | |
| 728 } else { | |
|
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
729 shift_op(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op->tmp1_opr()); |
| 0 | 730 } |
| 731 break; | |
| 732 | |
| 733 case lir_add: | |
| 734 case lir_sub: | |
| 735 case lir_mul: | |
| 736 case lir_mul_strictfp: | |
| 737 case lir_div: | |
| 738 case lir_div_strictfp: | |
| 739 case lir_rem: | |
| 740 assert(op->fpu_pop_count() < 2, ""); | |
| 741 arith_op( | |
| 742 op->code(), | |
| 743 op->in_opr1(), | |
| 744 op->in_opr2(), | |
| 745 op->result_opr(), | |
| 746 op->info(), | |
| 747 op->fpu_pop_count() == 1); | |
| 748 break; | |
| 749 | |
| 750 case lir_abs: | |
| 751 case lir_sqrt: | |
| 752 case lir_sin: | |
| 753 case lir_tan: | |
| 754 case lir_cos: | |
| 755 case lir_log: | |
| 756 case lir_log10: | |
|
6084
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
757 case lir_exp: |
|
6759698e3140
7133857: exp() and pow() should use the x87 ISA on x86
roland
parents:
4966
diff
changeset
|
758 case lir_pow: |
| 0 | 759 intrinsic_op(op->code(), op->in_opr1(), op->in_opr2(), op->result_opr(), op); |
| 760 break; | |
| 761 | |
| 762 case lir_logic_and: | |
| 763 case lir_logic_or: | |
| 764 case lir_logic_xor: | |
| 765 logic_op( | |
| 766 op->code(), | |
| 767 op->in_opr1(), | |
| 768 op->in_opr2(), | |
| 769 op->result_opr()); | |
| 770 break; | |
| 771 | |
| 772 case lir_throw: | |
|
1378
9f5b60a14736
6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents:
1301
diff
changeset
|
773 throw_op(op->in_opr1(), op->in_opr2(), op->info()); |
| 0 | 774 break; |
| 775 | |
| 776 default: | |
| 777 Unimplemented(); | |
| 778 break; | |
| 779 } | |
| 780 } | |
| 781 | |
| 782 | |
| 783 void LIR_Assembler::build_frame() { | |
| 784 _masm->build_frame(initial_frame_size_in_bytes()); | |
| 785 } | |
| 786 | |
| 787 | |
| 788 void LIR_Assembler::roundfp_op(LIR_Opr src, LIR_Opr tmp, LIR_Opr dest, bool pop_fpu_stack) { | |
| 789 assert((src->is_single_fpu() && dest->is_single_stack()) || | |
| 790 (src->is_double_fpu() && dest->is_double_stack()), | |
| 791 "round_fp: rounds register -> stack location"); | |
| 792 | |
| 793 reg2stack (src, dest, src->type(), pop_fpu_stack); | |
| 794 } | |
| 795 | |
| 796 | |
| 2002 | 797 void LIR_Assembler::move_op(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool unaligned, bool wide) { |
| 0 | 798 if (src->is_register()) { |
| 799 if (dest->is_register()) { | |
| 800 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 801 reg2reg(src, dest); | |
| 802 } else if (dest->is_stack()) { | |
| 803 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 804 reg2stack(src, dest, type, pop_fpu_stack); | |
| 805 } else if (dest->is_address()) { | |
| 2002 | 806 reg2mem(src, dest, type, patch_code, info, pop_fpu_stack, wide, unaligned); |
| 0 | 807 } else { |
| 808 ShouldNotReachHere(); | |
| 809 } | |
| 810 | |
| 811 } else if (src->is_stack()) { | |
| 812 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 813 if (dest->is_register()) { | |
| 814 stack2reg(src, dest, type); | |
| 815 } else if (dest->is_stack()) { | |
| 816 stack2stack(src, dest, type); | |
| 817 } else { | |
| 818 ShouldNotReachHere(); | |
| 819 } | |
| 820 | |
| 821 } else if (src->is_constant()) { | |
| 822 if (dest->is_register()) { | |
| 823 const2reg(src, dest, patch_code, info); // patching is possible | |
| 824 } else if (dest->is_stack()) { | |
| 825 assert(patch_code == lir_patch_none && info == NULL, "no patching and info allowed here"); | |
| 826 const2stack(src, dest); | |
| 827 } else if (dest->is_address()) { | |
| 828 assert(patch_code == lir_patch_none, "no patching allowed here"); | |
| 2002 | 829 const2mem(src, dest, type, info, wide); |
| 0 | 830 } else { |
| 831 ShouldNotReachHere(); | |
| 832 } | |
| 833 | |
| 834 } else if (src->is_address()) { | |
| 2002 | 835 mem2reg(src, dest, type, patch_code, info, wide, unaligned); |
| 0 | 836 |
| 837 } else { | |
| 838 ShouldNotReachHere(); | |
| 839 } | |
| 840 } | |
| 841 | |
| 842 | |
| 843 void LIR_Assembler::verify_oop_map(CodeEmitInfo* info) { | |
| 844 #ifndef PRODUCT | |
| 845 if (VerifyOopMaps || VerifyOops) { | |
| 846 bool v = VerifyOops; | |
| 847 VerifyOops = true; | |
| 848 OopMapStream s(info->oop_map()); | |
| 849 while (!s.is_done()) { | |
| 850 OopMapValue v = s.current(); | |
| 851 if (v.is_oop()) { | |
| 852 VMReg r = v.reg(); | |
| 853 if (!r->is_stack()) { | |
| 854 stringStream st; | |
| 855 st.print("bad oop %s at %d", r->as_Register()->name(), _masm->offset()); | |
| 856 #ifdef SPARC | |
| 857 _masm->_verify_oop(r->as_Register(), strdup(st.as_string()), __FILE__, __LINE__); | |
| 858 #else | |
| 859 _masm->verify_oop(r->as_Register()); | |
| 860 #endif | |
| 861 } else { | |
| 862 _masm->verify_stack_oop(r->reg2stack() * VMRegImpl::stack_slot_size); | |
| 863 } | |
| 864 } | |
|
2451
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
865 check_codespace(); |
|
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
866 CHECK_BAILOUT(); |
|
87ce328c6a21
6528013: C1 CTW failure with -XX:+VerifyOops assert(allocates2(pc),"")
never
parents:
2192
diff
changeset
|
867 |
| 0 | 868 s.next(); |
| 869 } | |
| 870 VerifyOops = v; | |
| 871 } | |
| 872 #endif | |
| 873 } |