annotate src/share/vm/c1/c1_LIR.hpp @ 6266:1d7922586cf6

7023639: JSR 292 method handle invocation needs a fast path for compiled code 6984705: JSR 292 method handle creation should not go through JNI Summary: remove assembly code for JDK 7 chained method handles Reviewed-by: jrose, twisti, kvn, mhaupt Contributed-by: John Rose <john.r.rose@oracle.com>, Christian Thalinger <christian.thalinger@oracle.com>, Michael Haupt <michael.haupt@oracle.com>
author twisti
date Tue, 24 Jul 2012 10:51:00 -0700
parents 6759698e3140
children da91efe96a93
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
2 * Copyright (c) 2000, 2012, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1507
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1507
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1507
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
25 #ifndef SHARE_VM_C1_C1_LIR_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
26 #define SHARE_VM_C1_C1_LIR_HPP
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
27
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
28 #include "c1/c1_ValueType.hpp"
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
29 #include "oops/methodOop.hpp"
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
30
0
a61af66fc99e Initial load
duke
parents:
diff changeset
31 class BlockBegin;
a61af66fc99e Initial load
duke
parents:
diff changeset
32 class BlockList;
a61af66fc99e Initial load
duke
parents:
diff changeset
33 class LIR_Assembler;
a61af66fc99e Initial load
duke
parents:
diff changeset
34 class CodeEmitInfo;
a61af66fc99e Initial load
duke
parents:
diff changeset
35 class CodeStub;
a61af66fc99e Initial load
duke
parents:
diff changeset
36 class CodeStubList;
a61af66fc99e Initial load
duke
parents:
diff changeset
37 class ArrayCopyStub;
a61af66fc99e Initial load
duke
parents:
diff changeset
38 class LIR_Op;
a61af66fc99e Initial load
duke
parents:
diff changeset
39 class ciType;
a61af66fc99e Initial load
duke
parents:
diff changeset
40 class ValueType;
a61af66fc99e Initial load
duke
parents:
diff changeset
41 class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
42 class FpuStackSim;
a61af66fc99e Initial load
duke
parents:
diff changeset
43
a61af66fc99e Initial load
duke
parents:
diff changeset
44 //---------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
45 // LIR Operands
a61af66fc99e Initial load
duke
parents:
diff changeset
46 // LIR_OprDesc
a61af66fc99e Initial load
duke
parents:
diff changeset
47 // LIR_OprPtr
a61af66fc99e Initial load
duke
parents:
diff changeset
48 // LIR_Const
a61af66fc99e Initial load
duke
parents:
diff changeset
49 // LIR_Address
a61af66fc99e Initial load
duke
parents:
diff changeset
50 //---------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
51 class LIR_OprDesc;
a61af66fc99e Initial load
duke
parents:
diff changeset
52 class LIR_OprPtr;
a61af66fc99e Initial load
duke
parents:
diff changeset
53 class LIR_Const;
a61af66fc99e Initial load
duke
parents:
diff changeset
54 class LIR_Address;
a61af66fc99e Initial load
duke
parents:
diff changeset
55 class LIR_OprVisitor;
a61af66fc99e Initial load
duke
parents:
diff changeset
56
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58 typedef LIR_OprDesc* LIR_Opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
59 typedef int RegNr;
a61af66fc99e Initial load
duke
parents:
diff changeset
60
a61af66fc99e Initial load
duke
parents:
diff changeset
61 define_array(LIR_OprArray, LIR_Opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
62 define_stack(LIR_OprList, LIR_OprArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
63
a61af66fc99e Initial load
duke
parents:
diff changeset
64 define_array(LIR_OprRefArray, LIR_Opr*)
a61af66fc99e Initial load
duke
parents:
diff changeset
65 define_stack(LIR_OprRefList, LIR_OprRefArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
66
a61af66fc99e Initial load
duke
parents:
diff changeset
67 define_array(CodeEmitInfoArray, CodeEmitInfo*)
a61af66fc99e Initial load
duke
parents:
diff changeset
68 define_stack(CodeEmitInfoList, CodeEmitInfoArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
69
a61af66fc99e Initial load
duke
parents:
diff changeset
70 define_array(LIR_OpArray, LIR_Op*)
a61af66fc99e Initial load
duke
parents:
diff changeset
71 define_stack(LIR_OpList, LIR_OpArray)
a61af66fc99e Initial load
duke
parents:
diff changeset
72
a61af66fc99e Initial load
duke
parents:
diff changeset
73 // define LIR_OprPtr early so LIR_OprDesc can refer to it
a61af66fc99e Initial load
duke
parents:
diff changeset
74 class LIR_OprPtr: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
75 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
76 bool is_oop_pointer() const { return (type() == T_OBJECT); }
a61af66fc99e Initial load
duke
parents:
diff changeset
77 bool is_float_kind() const { BasicType t = type(); return (t == T_FLOAT) || (t == T_DOUBLE); }
a61af66fc99e Initial load
duke
parents:
diff changeset
78
a61af66fc99e Initial load
duke
parents:
diff changeset
79 virtual LIR_Const* as_constant() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
80 virtual LIR_Address* as_address() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
81 virtual BasicType type() const = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
82 virtual void print_value_on(outputStream* out) const = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
83 };
a61af66fc99e Initial load
duke
parents:
diff changeset
84
a61af66fc99e Initial load
duke
parents:
diff changeset
85
a61af66fc99e Initial load
duke
parents:
diff changeset
86
a61af66fc99e Initial load
duke
parents:
diff changeset
87 // LIR constants
a61af66fc99e Initial load
duke
parents:
diff changeset
88 class LIR_Const: public LIR_OprPtr {
a61af66fc99e Initial load
duke
parents:
diff changeset
89 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
90 JavaValue _value;
a61af66fc99e Initial load
duke
parents:
diff changeset
91
a61af66fc99e Initial load
duke
parents:
diff changeset
92 void type_check(BasicType t) const { assert(type() == t, "type check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
93 void type_check(BasicType t1, BasicType t2) const { assert(type() == t1 || type() == t2, "type check"); }
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
94 void type_check(BasicType t1, BasicType t2, BasicType t3) const { assert(type() == t1 || type() == t2 || type() == t3, "type check"); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
95
a61af66fc99e Initial load
duke
parents:
diff changeset
96 public:
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
97 LIR_Const(jint i, bool is_address=false) { _value.set_type(is_address?T_ADDRESS:T_INT); _value.set_jint(i); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
98 LIR_Const(jlong l) { _value.set_type(T_LONG); _value.set_jlong(l); }
a61af66fc99e Initial load
duke
parents:
diff changeset
99 LIR_Const(jfloat f) { _value.set_type(T_FLOAT); _value.set_jfloat(f); }
a61af66fc99e Initial load
duke
parents:
diff changeset
100 LIR_Const(jdouble d) { _value.set_type(T_DOUBLE); _value.set_jdouble(d); }
a61af66fc99e Initial load
duke
parents:
diff changeset
101 LIR_Const(jobject o) { _value.set_type(T_OBJECT); _value.set_jobject(o); }
a61af66fc99e Initial load
duke
parents:
diff changeset
102 LIR_Const(void* p) {
a61af66fc99e Initial load
duke
parents:
diff changeset
103 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
104 assert(sizeof(jlong) >= sizeof(p), "too small");;
a61af66fc99e Initial load
duke
parents:
diff changeset
105 _value.set_type(T_LONG); _value.set_jlong((jlong)p);
a61af66fc99e Initial load
duke
parents:
diff changeset
106 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
107 assert(sizeof(jint) >= sizeof(p), "too small");;
a61af66fc99e Initial load
duke
parents:
diff changeset
108 _value.set_type(T_INT); _value.set_jint((jint)p);
a61af66fc99e Initial load
duke
parents:
diff changeset
109 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
110 }
a61af66fc99e Initial load
duke
parents:
diff changeset
111
a61af66fc99e Initial load
duke
parents:
diff changeset
112 virtual BasicType type() const { return _value.get_type(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
113 virtual LIR_Const* as_constant() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
114
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
115 jint as_jint() const { type_check(T_INT, T_ADDRESS); return _value.get_jint(); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
116 jlong as_jlong() const { type_check(T_LONG ); return _value.get_jlong(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
117 jfloat as_jfloat() const { type_check(T_FLOAT ); return _value.get_jfloat(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
118 jdouble as_jdouble() const { type_check(T_DOUBLE); return _value.get_jdouble(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
119 jobject as_jobject() const { type_check(T_OBJECT); return _value.get_jobject(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
120 jint as_jint_lo() const { type_check(T_LONG ); return low(_value.get_jlong()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
121 jint as_jint_hi() const { type_check(T_LONG ); return high(_value.get_jlong()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
122
a61af66fc99e Initial load
duke
parents:
diff changeset
123 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
124 address as_pointer() const { type_check(T_LONG ); return (address)_value.get_jlong(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
125 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
126 address as_pointer() const { type_check(T_INT ); return (address)_value.get_jint(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
127 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
128
a61af66fc99e Initial load
duke
parents:
diff changeset
129
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
130 jint as_jint_bits() const { type_check(T_FLOAT, T_INT, T_ADDRESS); return _value.get_jint(); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
131 jint as_jint_lo_bits() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
132 if (type() == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
133 return low(jlong_cast(_value.get_jdouble()));
a61af66fc99e Initial load
duke
parents:
diff changeset
134 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
135 return as_jint_lo();
a61af66fc99e Initial load
duke
parents:
diff changeset
136 }
a61af66fc99e Initial load
duke
parents:
diff changeset
137 }
a61af66fc99e Initial load
duke
parents:
diff changeset
138 jint as_jint_hi_bits() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
139 if (type() == T_DOUBLE) {
a61af66fc99e Initial load
duke
parents:
diff changeset
140 return high(jlong_cast(_value.get_jdouble()));
a61af66fc99e Initial load
duke
parents:
diff changeset
141 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
142 return as_jint_hi();
a61af66fc99e Initial load
duke
parents:
diff changeset
143 }
a61af66fc99e Initial load
duke
parents:
diff changeset
144 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
145 jlong as_jlong_bits() const {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
146 if (type() == T_DOUBLE) {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
147 return jlong_cast(_value.get_jdouble());
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
148 } else {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
149 return as_jlong();
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
150 }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
151 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
152
a61af66fc99e Initial load
duke
parents:
diff changeset
153 virtual void print_value_on(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
154
a61af66fc99e Initial load
duke
parents:
diff changeset
155
a61af66fc99e Initial load
duke
parents:
diff changeset
156 bool is_zero_float() {
a61af66fc99e Initial load
duke
parents:
diff changeset
157 jfloat f = as_jfloat();
a61af66fc99e Initial load
duke
parents:
diff changeset
158 jfloat ok = 0.0f;
a61af66fc99e Initial load
duke
parents:
diff changeset
159 return jint_cast(f) == jint_cast(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
160 }
a61af66fc99e Initial load
duke
parents:
diff changeset
161
a61af66fc99e Initial load
duke
parents:
diff changeset
162 bool is_one_float() {
a61af66fc99e Initial load
duke
parents:
diff changeset
163 jfloat f = as_jfloat();
a61af66fc99e Initial load
duke
parents:
diff changeset
164 return !g_isnan(f) && g_isfinite(f) && f == 1.0;
a61af66fc99e Initial load
duke
parents:
diff changeset
165 }
a61af66fc99e Initial load
duke
parents:
diff changeset
166
a61af66fc99e Initial load
duke
parents:
diff changeset
167 bool is_zero_double() {
a61af66fc99e Initial load
duke
parents:
diff changeset
168 jdouble d = as_jdouble();
a61af66fc99e Initial load
duke
parents:
diff changeset
169 jdouble ok = 0.0;
a61af66fc99e Initial load
duke
parents:
diff changeset
170 return jlong_cast(d) == jlong_cast(ok);
a61af66fc99e Initial load
duke
parents:
diff changeset
171 }
a61af66fc99e Initial load
duke
parents:
diff changeset
172
a61af66fc99e Initial load
duke
parents:
diff changeset
173 bool is_one_double() {
a61af66fc99e Initial load
duke
parents:
diff changeset
174 jdouble d = as_jdouble();
a61af66fc99e Initial load
duke
parents:
diff changeset
175 return !g_isnan(d) && g_isfinite(d) && d == 1.0;
a61af66fc99e Initial load
duke
parents:
diff changeset
176 }
a61af66fc99e Initial load
duke
parents:
diff changeset
177 };
a61af66fc99e Initial load
duke
parents:
diff changeset
178
a61af66fc99e Initial load
duke
parents:
diff changeset
179
a61af66fc99e Initial load
duke
parents:
diff changeset
180 //---------------------LIR Operand descriptor------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
181 //
a61af66fc99e Initial load
duke
parents:
diff changeset
182 // The class LIR_OprDesc represents a LIR instruction operand;
a61af66fc99e Initial load
duke
parents:
diff changeset
183 // it can be a register (ALU/FPU), stack location or a constant;
a61af66fc99e Initial load
duke
parents:
diff changeset
184 // Constants and addresses are represented as resource area allocated
a61af66fc99e Initial load
duke
parents:
diff changeset
185 // structures (see above).
a61af66fc99e Initial load
duke
parents:
diff changeset
186 // Registers and stack locations are inlined into the this pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
187 // (see value function).
a61af66fc99e Initial load
duke
parents:
diff changeset
188
a61af66fc99e Initial load
duke
parents:
diff changeset
189 class LIR_OprDesc: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
190 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
191 // value structure:
a61af66fc99e Initial load
duke
parents:
diff changeset
192 // data opr-type opr-kind
a61af66fc99e Initial load
duke
parents:
diff changeset
193 // +--------------+-------+-------+
a61af66fc99e Initial load
duke
parents:
diff changeset
194 // [max...........|7 6 5 4|3 2 1 0]
a61af66fc99e Initial load
duke
parents:
diff changeset
195 // ^
a61af66fc99e Initial load
duke
parents:
diff changeset
196 // is_pointer bit
a61af66fc99e Initial load
duke
parents:
diff changeset
197 //
a61af66fc99e Initial load
duke
parents:
diff changeset
198 // lowest bit cleared, means it is a structure pointer
a61af66fc99e Initial load
duke
parents:
diff changeset
199 // we need 4 bits to represent types
a61af66fc99e Initial load
duke
parents:
diff changeset
200
a61af66fc99e Initial load
duke
parents:
diff changeset
201 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
202 friend class LIR_OprFact;
a61af66fc99e Initial load
duke
parents:
diff changeset
203
a61af66fc99e Initial load
duke
parents:
diff changeset
204 // Conversion
a61af66fc99e Initial load
duke
parents:
diff changeset
205 intptr_t value() const { return (intptr_t) this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
206
a61af66fc99e Initial load
duke
parents:
diff changeset
207 bool check_value_mask(intptr_t mask, intptr_t masked_value) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
208 return (value() & mask) == masked_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
209 }
a61af66fc99e Initial load
duke
parents:
diff changeset
210
a61af66fc99e Initial load
duke
parents:
diff changeset
211 enum OprKind {
a61af66fc99e Initial load
duke
parents:
diff changeset
212 pointer_value = 0
a61af66fc99e Initial load
duke
parents:
diff changeset
213 , stack_value = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
214 , cpu_register = 3
a61af66fc99e Initial load
duke
parents:
diff changeset
215 , fpu_register = 5
a61af66fc99e Initial load
duke
parents:
diff changeset
216 , illegal_value = 7
a61af66fc99e Initial load
duke
parents:
diff changeset
217 };
a61af66fc99e Initial load
duke
parents:
diff changeset
218
a61af66fc99e Initial load
duke
parents:
diff changeset
219 enum OprBits {
a61af66fc99e Initial load
duke
parents:
diff changeset
220 pointer_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
221 , kind_bits = 3
a61af66fc99e Initial load
duke
parents:
diff changeset
222 , type_bits = 4
a61af66fc99e Initial load
duke
parents:
diff changeset
223 , size_bits = 2
a61af66fc99e Initial load
duke
parents:
diff changeset
224 , destroys_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
225 , virtual_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
226 , is_xmm_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
227 , last_use_bits = 1
a61af66fc99e Initial load
duke
parents:
diff changeset
228 , is_fpu_stack_offset_bits = 1 // used in assertion checking on x86 for FPU stack slot allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
229 , non_data_bits = kind_bits + type_bits + size_bits + destroys_bits + last_use_bits +
a61af66fc99e Initial load
duke
parents:
diff changeset
230 is_fpu_stack_offset_bits + virtual_bits + is_xmm_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
231 , data_bits = BitsPerInt - non_data_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
232 , reg_bits = data_bits / 2 // for two registers in one value encoding
a61af66fc99e Initial load
duke
parents:
diff changeset
233 };
a61af66fc99e Initial load
duke
parents:
diff changeset
234
a61af66fc99e Initial load
duke
parents:
diff changeset
235 enum OprShift {
a61af66fc99e Initial load
duke
parents:
diff changeset
236 kind_shift = 0
a61af66fc99e Initial load
duke
parents:
diff changeset
237 , type_shift = kind_shift + kind_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
238 , size_shift = type_shift + type_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
239 , destroys_shift = size_shift + size_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
240 , last_use_shift = destroys_shift + destroys_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
241 , is_fpu_stack_offset_shift = last_use_shift + last_use_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
242 , virtual_shift = is_fpu_stack_offset_shift + is_fpu_stack_offset_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
243 , is_xmm_shift = virtual_shift + virtual_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
244 , data_shift = is_xmm_shift + is_xmm_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
245 , reg1_shift = data_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
246 , reg2_shift = data_shift + reg_bits
a61af66fc99e Initial load
duke
parents:
diff changeset
247
a61af66fc99e Initial load
duke
parents:
diff changeset
248 };
a61af66fc99e Initial load
duke
parents:
diff changeset
249
a61af66fc99e Initial load
duke
parents:
diff changeset
250 enum OprSize {
a61af66fc99e Initial load
duke
parents:
diff changeset
251 single_size = 0 << size_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
252 , double_size = 1 << size_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
253 };
a61af66fc99e Initial load
duke
parents:
diff changeset
254
a61af66fc99e Initial load
duke
parents:
diff changeset
255 enum OprMask {
a61af66fc99e Initial load
duke
parents:
diff changeset
256 kind_mask = right_n_bits(kind_bits)
a61af66fc99e Initial load
duke
parents:
diff changeset
257 , type_mask = right_n_bits(type_bits) << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
258 , size_mask = right_n_bits(size_bits) << size_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
259 , last_use_mask = right_n_bits(last_use_bits) << last_use_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
260 , is_fpu_stack_offset_mask = right_n_bits(is_fpu_stack_offset_bits) << is_fpu_stack_offset_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
261 , virtual_mask = right_n_bits(virtual_bits) << virtual_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
262 , is_xmm_mask = right_n_bits(is_xmm_bits) << is_xmm_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
263 , pointer_mask = right_n_bits(pointer_bits)
a61af66fc99e Initial load
duke
parents:
diff changeset
264 , lower_reg_mask = right_n_bits(reg_bits)
a61af66fc99e Initial load
duke
parents:
diff changeset
265 , no_type_mask = (int)(~(type_mask | last_use_mask | is_fpu_stack_offset_mask))
a61af66fc99e Initial load
duke
parents:
diff changeset
266 };
a61af66fc99e Initial load
duke
parents:
diff changeset
267
a61af66fc99e Initial load
duke
parents:
diff changeset
268 uintptr_t data() const { return value() >> data_shift; }
a61af66fc99e Initial load
duke
parents:
diff changeset
269 int lo_reg_half() const { return data() & lower_reg_mask; }
a61af66fc99e Initial load
duke
parents:
diff changeset
270 int hi_reg_half() const { return (data() >> reg_bits) & lower_reg_mask; }
a61af66fc99e Initial load
duke
parents:
diff changeset
271 OprKind kind_field() const { return (OprKind)(value() & kind_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
272 OprSize size_field() const { return (OprSize)(value() & size_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
273
a61af66fc99e Initial load
duke
parents:
diff changeset
274 static char type_char(BasicType t);
a61af66fc99e Initial load
duke
parents:
diff changeset
275
a61af66fc99e Initial load
duke
parents:
diff changeset
276 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
277 enum {
a61af66fc99e Initial load
duke
parents:
diff changeset
278 vreg_base = ConcreteRegisterImpl::number_of_registers,
a61af66fc99e Initial load
duke
parents:
diff changeset
279 vreg_max = (1 << data_bits) - 1
a61af66fc99e Initial load
duke
parents:
diff changeset
280 };
a61af66fc99e Initial load
duke
parents:
diff changeset
281
a61af66fc99e Initial load
duke
parents:
diff changeset
282 static inline LIR_Opr illegalOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
283
a61af66fc99e Initial load
duke
parents:
diff changeset
284 enum OprType {
a61af66fc99e Initial load
duke
parents:
diff changeset
285 unknown_type = 0 << type_shift // means: not set (catch uninitialized types)
a61af66fc99e Initial load
duke
parents:
diff changeset
286 , int_type = 1 << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
287 , long_type = 2 << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
288 , object_type = 3 << type_shift
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
289 , address_type = 4 << type_shift
0
a61af66fc99e Initial load
duke
parents:
diff changeset
290 , float_type = 5 << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
291 , double_type = 6 << type_shift
a61af66fc99e Initial load
duke
parents:
diff changeset
292 };
a61af66fc99e Initial load
duke
parents:
diff changeset
293 friend OprType as_OprType(BasicType t);
a61af66fc99e Initial load
duke
parents:
diff changeset
294 friend BasicType as_BasicType(OprType t);
a61af66fc99e Initial load
duke
parents:
diff changeset
295
a61af66fc99e Initial load
duke
parents:
diff changeset
296 OprType type_field_valid() const { assert(is_register() || is_stack(), "should not be called otherwise"); return (OprType)(value() & type_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
297 OprType type_field() const { return is_illegal() ? unknown_type : (OprType)(value() & type_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
298
a61af66fc99e Initial load
duke
parents:
diff changeset
299 static OprSize size_for(BasicType t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
300 switch (t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
301 case T_LONG:
a61af66fc99e Initial load
duke
parents:
diff changeset
302 case T_DOUBLE:
a61af66fc99e Initial load
duke
parents:
diff changeset
303 return double_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
304 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
305
a61af66fc99e Initial load
duke
parents:
diff changeset
306 case T_FLOAT:
a61af66fc99e Initial load
duke
parents:
diff changeset
307 case T_BOOLEAN:
a61af66fc99e Initial load
duke
parents:
diff changeset
308 case T_CHAR:
a61af66fc99e Initial load
duke
parents:
diff changeset
309 case T_BYTE:
a61af66fc99e Initial load
duke
parents:
diff changeset
310 case T_SHORT:
a61af66fc99e Initial load
duke
parents:
diff changeset
311 case T_INT:
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
312 case T_ADDRESS:
0
a61af66fc99e Initial load
duke
parents:
diff changeset
313 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
314 case T_ARRAY:
a61af66fc99e Initial load
duke
parents:
diff changeset
315 return single_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
316 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
317
a61af66fc99e Initial load
duke
parents:
diff changeset
318 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
319 ShouldNotReachHere();
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
320 return single_size;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
321 }
a61af66fc99e Initial load
duke
parents:
diff changeset
322 }
a61af66fc99e Initial load
duke
parents:
diff changeset
323
a61af66fc99e Initial load
duke
parents:
diff changeset
324
a61af66fc99e Initial load
duke
parents:
diff changeset
325 void validate_type() const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
326
a61af66fc99e Initial load
duke
parents:
diff changeset
327 BasicType type() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
328 if (is_pointer()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
329 return pointer()->type();
a61af66fc99e Initial load
duke
parents:
diff changeset
330 }
a61af66fc99e Initial load
duke
parents:
diff changeset
331 return as_BasicType(type_field());
a61af66fc99e Initial load
duke
parents:
diff changeset
332 }
a61af66fc99e Initial load
duke
parents:
diff changeset
333
a61af66fc99e Initial load
duke
parents:
diff changeset
334
a61af66fc99e Initial load
duke
parents:
diff changeset
335 ValueType* value_type() const { return as_ValueType(type()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
336
a61af66fc99e Initial load
duke
parents:
diff changeset
337 char type_char() const { return type_char((is_pointer()) ? pointer()->type() : type()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
338
a61af66fc99e Initial load
duke
parents:
diff changeset
339 bool is_equal(LIR_Opr opr) const { return this == opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
340 // checks whether types are same
a61af66fc99e Initial load
duke
parents:
diff changeset
341 bool is_same_type(LIR_Opr opr) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
342 assert(type_field() != unknown_type &&
a61af66fc99e Initial load
duke
parents:
diff changeset
343 opr->type_field() != unknown_type, "shouldn't see unknown_type");
a61af66fc99e Initial load
duke
parents:
diff changeset
344 return type_field() == opr->type_field();
a61af66fc99e Initial load
duke
parents:
diff changeset
345 }
a61af66fc99e Initial load
duke
parents:
diff changeset
346 bool is_same_register(LIR_Opr opr) {
a61af66fc99e Initial load
duke
parents:
diff changeset
347 return (is_register() && opr->is_register() &&
a61af66fc99e Initial load
duke
parents:
diff changeset
348 kind_field() == opr->kind_field() &&
a61af66fc99e Initial load
duke
parents:
diff changeset
349 (value() & no_type_mask) == (opr->value() & no_type_mask));
a61af66fc99e Initial load
duke
parents:
diff changeset
350 }
a61af66fc99e Initial load
duke
parents:
diff changeset
351
a61af66fc99e Initial load
duke
parents:
diff changeset
352 bool is_pointer() const { return check_value_mask(pointer_mask, pointer_value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
353 bool is_illegal() const { return kind_field() == illegal_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
354 bool is_valid() const { return kind_field() != illegal_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
355
a61af66fc99e Initial load
duke
parents:
diff changeset
356 bool is_register() const { return is_cpu_register() || is_fpu_register(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
357 bool is_virtual() const { return is_virtual_cpu() || is_virtual_fpu(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
358
a61af66fc99e Initial load
duke
parents:
diff changeset
359 bool is_constant() const { return is_pointer() && pointer()->as_constant() != NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
360 bool is_address() const { return is_pointer() && pointer()->as_address() != NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
361
a61af66fc99e Initial load
duke
parents:
diff changeset
362 bool is_float_kind() const { return is_pointer() ? pointer()->is_float_kind() : (kind_field() == fpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
363 bool is_oop() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
364
a61af66fc99e Initial load
duke
parents:
diff changeset
365 // semantic for fpu- and xmm-registers:
a61af66fc99e Initial load
duke
parents:
diff changeset
366 // * is_float and is_double return true for xmm_registers
a61af66fc99e Initial load
duke
parents:
diff changeset
367 // (so is_single_fpu and is_single_xmm are true)
a61af66fc99e Initial load
duke
parents:
diff changeset
368 // * So you must always check for is_???_xmm prior to is_???_fpu to
a61af66fc99e Initial load
duke
parents:
diff changeset
369 // distinguish between fpu- and xmm-registers
a61af66fc99e Initial load
duke
parents:
diff changeset
370
a61af66fc99e Initial load
duke
parents:
diff changeset
371 bool is_stack() const { validate_type(); return check_value_mask(kind_mask, stack_value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
372 bool is_single_stack() const { validate_type(); return check_value_mask(kind_mask | size_mask, stack_value | single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
373 bool is_double_stack() const { validate_type(); return check_value_mask(kind_mask | size_mask, stack_value | double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
374
a61af66fc99e Initial load
duke
parents:
diff changeset
375 bool is_cpu_register() const { validate_type(); return check_value_mask(kind_mask, cpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
376 bool is_virtual_cpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, cpu_register | virtual_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
377 bool is_fixed_cpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, cpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
378 bool is_single_cpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, cpu_register | single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
379 bool is_double_cpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, cpu_register | double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
380
a61af66fc99e Initial load
duke
parents:
diff changeset
381 bool is_fpu_register() const { validate_type(); return check_value_mask(kind_mask, fpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
382 bool is_virtual_fpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, fpu_register | virtual_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
383 bool is_fixed_fpu() const { validate_type(); return check_value_mask(kind_mask | virtual_mask, fpu_register); }
a61af66fc99e Initial load
duke
parents:
diff changeset
384 bool is_single_fpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, fpu_register | single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
385 bool is_double_fpu() const { validate_type(); return check_value_mask(kind_mask | size_mask, fpu_register | double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
386
a61af66fc99e Initial load
duke
parents:
diff changeset
387 bool is_xmm_register() const { validate_type(); return check_value_mask(kind_mask | is_xmm_mask, fpu_register | is_xmm_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
388 bool is_single_xmm() const { validate_type(); return check_value_mask(kind_mask | size_mask | is_xmm_mask, fpu_register | single_size | is_xmm_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
389 bool is_double_xmm() const { validate_type(); return check_value_mask(kind_mask | size_mask | is_xmm_mask, fpu_register | double_size | is_xmm_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
390
a61af66fc99e Initial load
duke
parents:
diff changeset
391 // fast accessor functions for special bits that do not work for pointers
a61af66fc99e Initial load
duke
parents:
diff changeset
392 // (in this functions, the check for is_pointer() is omitted)
a61af66fc99e Initial load
duke
parents:
diff changeset
393 bool is_single_word() const { assert(is_register() || is_stack(), "type check"); return check_value_mask(size_mask, single_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
394 bool is_double_word() const { assert(is_register() || is_stack(), "type check"); return check_value_mask(size_mask, double_size); }
a61af66fc99e Initial load
duke
parents:
diff changeset
395 bool is_virtual_register() const { assert(is_register(), "type check"); return check_value_mask(virtual_mask, virtual_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
396 bool is_oop_register() const { assert(is_register() || is_stack(), "type check"); return type_field_valid() == object_type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
397 BasicType type_register() const { assert(is_register() || is_stack(), "type check"); return as_BasicType(type_field_valid()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
398
a61af66fc99e Initial load
duke
parents:
diff changeset
399 bool is_last_use() const { assert(is_register(), "only works for registers"); return (value() & last_use_mask) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
400 bool is_fpu_stack_offset() const { assert(is_register(), "only works for registers"); return (value() & is_fpu_stack_offset_mask) != 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
401 LIR_Opr make_last_use() { assert(is_register(), "only works for registers"); return (LIR_Opr)(value() | last_use_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
402 LIR_Opr make_fpu_stack_offset() { assert(is_register(), "only works for registers"); return (LIR_Opr)(value() | is_fpu_stack_offset_mask); }
a61af66fc99e Initial load
duke
parents:
diff changeset
403
a61af66fc99e Initial load
duke
parents:
diff changeset
404
a61af66fc99e Initial load
duke
parents:
diff changeset
405 int single_stack_ix() const { assert(is_single_stack() && !is_virtual(), "type check"); return (int)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
406 int double_stack_ix() const { assert(is_double_stack() && !is_virtual(), "type check"); return (int)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
407 RegNr cpu_regnr() const { assert(is_single_cpu() && !is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
408 RegNr cpu_regnrLo() const { assert(is_double_cpu() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
409 RegNr cpu_regnrHi() const { assert(is_double_cpu() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
410 RegNr fpu_regnr() const { assert(is_single_fpu() && !is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
411 RegNr fpu_regnrLo() const { assert(is_double_fpu() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
412 RegNr fpu_regnrHi() const { assert(is_double_fpu() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
413 RegNr xmm_regnr() const { assert(is_single_xmm() && !is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
414 RegNr xmm_regnrLo() const { assert(is_double_xmm() && !is_virtual(), "type check"); return (RegNr)lo_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
415 RegNr xmm_regnrHi() const { assert(is_double_xmm() && !is_virtual(), "type check"); return (RegNr)hi_reg_half(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
416 int vreg_number() const { assert(is_virtual(), "type check"); return (RegNr)data(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
417
a61af66fc99e Initial load
duke
parents:
diff changeset
418 LIR_OprPtr* pointer() const { assert(is_pointer(), "type check"); return (LIR_OprPtr*)this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
419 LIR_Const* as_constant_ptr() const { return pointer()->as_constant(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
420 LIR_Address* as_address_ptr() const { return pointer()->as_address(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
421
a61af66fc99e Initial load
duke
parents:
diff changeset
422 Register as_register() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
423 Register as_register_lo() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
424 Register as_register_hi() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
425
a61af66fc99e Initial load
duke
parents:
diff changeset
426 Register as_pointer_register() {
a61af66fc99e Initial load
duke
parents:
diff changeset
427 #ifdef _LP64
a61af66fc99e Initial load
duke
parents:
diff changeset
428 if (is_double_cpu()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
429 assert(as_register_lo() == as_register_hi(), "should be a single register");
a61af66fc99e Initial load
duke
parents:
diff changeset
430 return as_register_lo();
a61af66fc99e Initial load
duke
parents:
diff changeset
431 }
a61af66fc99e Initial load
duke
parents:
diff changeset
432 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
433 return as_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
434 }
a61af66fc99e Initial load
duke
parents:
diff changeset
435
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
436 #ifdef X86
0
a61af66fc99e Initial load
duke
parents:
diff changeset
437 XMMRegister as_xmm_float_reg() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
438 XMMRegister as_xmm_double_reg() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
439 // for compatibility with RInfo
a61af66fc99e Initial load
duke
parents:
diff changeset
440 int fpu () const { return lo_reg_half(); }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
441 #endif // X86
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
442 #if defined(SPARC) || defined(ARM) || defined(PPC)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
443 FloatRegister as_float_reg () const;
a61af66fc99e Initial load
duke
parents:
diff changeset
444 FloatRegister as_double_reg () const;
a61af66fc99e Initial load
duke
parents:
diff changeset
445 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
446
a61af66fc99e Initial load
duke
parents:
diff changeset
447 jint as_jint() const { return as_constant_ptr()->as_jint(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
448 jlong as_jlong() const { return as_constant_ptr()->as_jlong(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
449 jfloat as_jfloat() const { return as_constant_ptr()->as_jfloat(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
450 jdouble as_jdouble() const { return as_constant_ptr()->as_jdouble(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
451 jobject as_jobject() const { return as_constant_ptr()->as_jobject(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
452
a61af66fc99e Initial load
duke
parents:
diff changeset
453 void print() const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
454 void print(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
455 };
a61af66fc99e Initial load
duke
parents:
diff changeset
456
a61af66fc99e Initial load
duke
parents:
diff changeset
457
a61af66fc99e Initial load
duke
parents:
diff changeset
458 inline LIR_OprDesc::OprType as_OprType(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
459 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
460 case T_INT: return LIR_OprDesc::int_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
461 case T_LONG: return LIR_OprDesc::long_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
462 case T_FLOAT: return LIR_OprDesc::float_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
463 case T_DOUBLE: return LIR_OprDesc::double_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
464 case T_OBJECT:
a61af66fc99e Initial load
duke
parents:
diff changeset
465 case T_ARRAY: return LIR_OprDesc::object_type;
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
466 case T_ADDRESS: return LIR_OprDesc::address_type;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
467 case T_ILLEGAL: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
468 default: ShouldNotReachHere(); return LIR_OprDesc::unknown_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
469 }
a61af66fc99e Initial load
duke
parents:
diff changeset
470 }
a61af66fc99e Initial load
duke
parents:
diff changeset
471
a61af66fc99e Initial load
duke
parents:
diff changeset
472 inline BasicType as_BasicType(LIR_OprDesc::OprType t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
473 switch (t) {
a61af66fc99e Initial load
duke
parents:
diff changeset
474 case LIR_OprDesc::int_type: return T_INT;
a61af66fc99e Initial load
duke
parents:
diff changeset
475 case LIR_OprDesc::long_type: return T_LONG;
a61af66fc99e Initial load
duke
parents:
diff changeset
476 case LIR_OprDesc::float_type: return T_FLOAT;
a61af66fc99e Initial load
duke
parents:
diff changeset
477 case LIR_OprDesc::double_type: return T_DOUBLE;
a61af66fc99e Initial load
duke
parents:
diff changeset
478 case LIR_OprDesc::object_type: return T_OBJECT;
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
479 case LIR_OprDesc::address_type: return T_ADDRESS;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
480 case LIR_OprDesc::unknown_type: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
481 default: ShouldNotReachHere(); return T_ILLEGAL;
a61af66fc99e Initial load
duke
parents:
diff changeset
482 }
a61af66fc99e Initial load
duke
parents:
diff changeset
483 }
a61af66fc99e Initial load
duke
parents:
diff changeset
484
a61af66fc99e Initial load
duke
parents:
diff changeset
485
a61af66fc99e Initial load
duke
parents:
diff changeset
486 // LIR_Address
a61af66fc99e Initial load
duke
parents:
diff changeset
487 class LIR_Address: public LIR_OprPtr {
a61af66fc99e Initial load
duke
parents:
diff changeset
488 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
489
a61af66fc99e Initial load
duke
parents:
diff changeset
490 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
491 // NOTE: currently these must be the log2 of the scale factor (and
a61af66fc99e Initial load
duke
parents:
diff changeset
492 // must also be equivalent to the ScaleFactor enum in
a61af66fc99e Initial load
duke
parents:
diff changeset
493 // assembler_i486.hpp)
a61af66fc99e Initial load
duke
parents:
diff changeset
494 enum Scale {
a61af66fc99e Initial load
duke
parents:
diff changeset
495 times_1 = 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
496 times_2 = 1,
a61af66fc99e Initial load
duke
parents:
diff changeset
497 times_4 = 2,
a61af66fc99e Initial load
duke
parents:
diff changeset
498 times_8 = 3
a61af66fc99e Initial load
duke
parents:
diff changeset
499 };
a61af66fc99e Initial load
duke
parents:
diff changeset
500
a61af66fc99e Initial load
duke
parents:
diff changeset
501 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
502 LIR_Opr _base;
a61af66fc99e Initial load
duke
parents:
diff changeset
503 LIR_Opr _index;
a61af66fc99e Initial load
duke
parents:
diff changeset
504 Scale _scale;
a61af66fc99e Initial load
duke
parents:
diff changeset
505 intx _disp;
a61af66fc99e Initial load
duke
parents:
diff changeset
506 BasicType _type;
a61af66fc99e Initial load
duke
parents:
diff changeset
507
a61af66fc99e Initial load
duke
parents:
diff changeset
508 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
509 LIR_Address(LIR_Opr base, LIR_Opr index, BasicType type):
a61af66fc99e Initial load
duke
parents:
diff changeset
510 _base(base)
a61af66fc99e Initial load
duke
parents:
diff changeset
511 , _index(index)
a61af66fc99e Initial load
duke
parents:
diff changeset
512 , _scale(times_1)
a61af66fc99e Initial load
duke
parents:
diff changeset
513 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
514 , _disp(0) { verify(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
515
1572
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
516 LIR_Address(LIR_Opr base, intx disp, BasicType type):
0
a61af66fc99e Initial load
duke
parents:
diff changeset
517 _base(base)
a61af66fc99e Initial load
duke
parents:
diff changeset
518 , _index(LIR_OprDesc::illegalOpr())
a61af66fc99e Initial load
duke
parents:
diff changeset
519 , _scale(times_1)
a61af66fc99e Initial load
duke
parents:
diff changeset
520 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
521 , _disp(disp) { verify(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
522
1572
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
523 LIR_Address(LIR_Opr base, BasicType type):
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
524 _base(base)
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
525 , _index(LIR_OprDesc::illegalOpr())
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
526 , _scale(times_1)
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
527 , _type(type)
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
528 , _disp(0) { verify(); }
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
529
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
530 #if defined(X86) || defined(ARM)
1572
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1564
diff changeset
531 LIR_Address(LIR_Opr base, LIR_Opr index, Scale scale, intx disp, BasicType type):
0
a61af66fc99e Initial load
duke
parents:
diff changeset
532 _base(base)
a61af66fc99e Initial load
duke
parents:
diff changeset
533 , _index(index)
a61af66fc99e Initial load
duke
parents:
diff changeset
534 , _scale(scale)
a61af66fc99e Initial load
duke
parents:
diff changeset
535 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
536 , _disp(disp) { verify(); }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
537 #endif // X86 || ARM
0
a61af66fc99e Initial load
duke
parents:
diff changeset
538
a61af66fc99e Initial load
duke
parents:
diff changeset
539 LIR_Opr base() const { return _base; }
a61af66fc99e Initial load
duke
parents:
diff changeset
540 LIR_Opr index() const { return _index; }
a61af66fc99e Initial load
duke
parents:
diff changeset
541 Scale scale() const { return _scale; }
a61af66fc99e Initial load
duke
parents:
diff changeset
542 intx disp() const { return _disp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
543
a61af66fc99e Initial load
duke
parents:
diff changeset
544 bool equals(LIR_Address* other) const { return base() == other->base() && index() == other->index() && disp() == other->disp() && scale() == other->scale(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
545
a61af66fc99e Initial load
duke
parents:
diff changeset
546 virtual LIR_Address* as_address() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
547 virtual BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
548 virtual void print_value_on(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
549
a61af66fc99e Initial load
duke
parents:
diff changeset
550 void verify() const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
551
a61af66fc99e Initial load
duke
parents:
diff changeset
552 static Scale scale(BasicType type);
a61af66fc99e Initial load
duke
parents:
diff changeset
553 };
a61af66fc99e Initial load
duke
parents:
diff changeset
554
a61af66fc99e Initial load
duke
parents:
diff changeset
555
a61af66fc99e Initial load
duke
parents:
diff changeset
556 // operand factory
a61af66fc99e Initial load
duke
parents:
diff changeset
557 class LIR_OprFact: public AllStatic {
a61af66fc99e Initial load
duke
parents:
diff changeset
558 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
559
a61af66fc99e Initial load
duke
parents:
diff changeset
560 static LIR_Opr illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
561
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
562 static LIR_Opr single_cpu(int reg) {
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
563 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
564 LIR_OprDesc::int_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
565 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
566 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
567 }
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
568 static LIR_Opr single_cpu_oop(int reg) {
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
569 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
570 LIR_OprDesc::object_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
571 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
572 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
573 }
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
574 static LIR_Opr single_cpu_address(int reg) {
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
575 return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
576 LIR_OprDesc::address_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
577 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
578 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
579 }
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
580 static LIR_Opr double_cpu(int reg1, int reg2) {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
581 LP64_ONLY(assert(reg1 == reg2, "must be identical"));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
582 return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
583 (reg2 << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
584 LIR_OprDesc::long_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
585 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
586 LIR_OprDesc::double_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
587 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
588
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
589 static LIR_Opr single_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
590 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
591 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
592 LIR_OprDesc::single_size); }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
593 #if defined(ARM)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
594 static LIR_Opr double_fpu(int reg1, int reg2) { return (LIR_Opr)((reg1 << LIR_OprDesc::reg1_shift) | (reg2 << LIR_OprDesc::reg2_shift) | LIR_OprDesc::double_type | LIR_OprDesc::fpu_register | LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
595 static LIR_Opr single_softfp(int reg) { return (LIR_Opr)((reg << LIR_OprDesc::reg1_shift) | LIR_OprDesc::float_type | LIR_OprDesc::cpu_register | LIR_OprDesc::single_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
596 static LIR_Opr double_softfp(int reg1, int reg2) { return (LIR_Opr)((reg1 << LIR_OprDesc::reg1_shift) | (reg2 << LIR_OprDesc::reg2_shift) | LIR_OprDesc::double_type | LIR_OprDesc::cpu_register | LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
597 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
598 #ifdef SPARC
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
599 static LIR_Opr double_fpu(int reg1, int reg2) { return (LIR_Opr)(intptr_t)((reg1 << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
600 (reg2 << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
601 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
602 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
603 LIR_OprDesc::double_size); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
604 #endif
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
605 #ifdef X86
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
606 static LIR_Opr double_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
607 (reg << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
608 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
609 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
610 LIR_OprDesc::double_size); }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
611
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
612 static LIR_Opr single_xmm(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
613 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
614 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
615 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
616 LIR_OprDesc::is_xmm_mask); }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
617 static LIR_Opr double_xmm(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
618 (reg << LIR_OprDesc::reg2_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
619 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
620 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
621 LIR_OprDesc::double_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
622 LIR_OprDesc::is_xmm_mask); }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
623 #endif // X86
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
624 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
625 static LIR_Opr double_fpu(int reg) { return (LIR_Opr)(intptr_t)((reg << LIR_OprDesc::reg1_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
626 (reg << LIR_OprDesc::reg2_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
627 LIR_OprDesc::double_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
628 LIR_OprDesc::fpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
629 LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
630 static LIR_Opr single_softfp(int reg) { return (LIR_Opr)((reg << LIR_OprDesc::reg1_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
631 LIR_OprDesc::float_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
632 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
633 LIR_OprDesc::single_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
634 static LIR_Opr double_softfp(int reg1, int reg2) { return (LIR_Opr)((reg2 << LIR_OprDesc::reg1_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
635 (reg1 << LIR_OprDesc::reg2_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
636 LIR_OprDesc::double_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
637 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
638 LIR_OprDesc::double_size); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
639 #endif // PPC
0
a61af66fc99e Initial load
duke
parents:
diff changeset
640
a61af66fc99e Initial load
duke
parents:
diff changeset
641 static LIR_Opr virtual_register(int index, BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
642 LIR_Opr res;
a61af66fc99e Initial load
duke
parents:
diff changeset
643 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
644 case T_OBJECT: // fall through
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
645 case T_ARRAY:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
646 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
647 LIR_OprDesc::object_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
648 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
649 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
650 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
651 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
652
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
653 case T_INT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
654 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
655 LIR_OprDesc::int_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
656 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
657 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
658 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
659 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
660
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
661 case T_ADDRESS:
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
662 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
663 LIR_OprDesc::address_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
664 LIR_OprDesc::cpu_register |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
665 LIR_OprDesc::single_size |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
666 LIR_OprDesc::virtual_mask);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
667 break;
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
668
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
669 case T_LONG:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
670 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
671 LIR_OprDesc::long_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
672 LIR_OprDesc::cpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
673 LIR_OprDesc::double_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
674 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
675 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
676
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
677 #ifdef __SOFTFP__
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
678 case T_FLOAT:
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
679 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
680 LIR_OprDesc::float_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
681 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
682 LIR_OprDesc::single_size |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
683 LIR_OprDesc::virtual_mask);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
684 break;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
685 case T_DOUBLE:
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
686 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
687 LIR_OprDesc::double_type |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
688 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
689 LIR_OprDesc::double_size |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
690 LIR_OprDesc::virtual_mask);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
691 break;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
692 #else // __SOFTFP__
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
693 case T_FLOAT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
694 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
695 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
696 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
697 LIR_OprDesc::single_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
698 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
699 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
700
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
701 case
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
702 T_DOUBLE: res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
703 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
704 LIR_OprDesc::fpu_register |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
705 LIR_OprDesc::double_size |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
706 LIR_OprDesc::virtual_mask);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
707 break;
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
708 #endif // __SOFTFP__
0
a61af66fc99e Initial load
duke
parents:
diff changeset
709 default: ShouldNotReachHere(); res = illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
710 }
a61af66fc99e Initial load
duke
parents:
diff changeset
711
a61af66fc99e Initial load
duke
parents:
diff changeset
712 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
713 res->validate_type();
a61af66fc99e Initial load
duke
parents:
diff changeset
714 assert(res->vreg_number() == index, "conversion check");
a61af66fc99e Initial load
duke
parents:
diff changeset
715 assert(index >= LIR_OprDesc::vreg_base, "must start at vreg_base");
a61af66fc99e Initial load
duke
parents:
diff changeset
716 assert(index <= (max_jint >> LIR_OprDesc::data_shift), "index is too big");
a61af66fc99e Initial load
duke
parents:
diff changeset
717
a61af66fc99e Initial load
duke
parents:
diff changeset
718 // old-style calculation; check if old and new method are equal
a61af66fc99e Initial load
duke
parents:
diff changeset
719 LIR_OprDesc::OprType t = as_OprType(type);
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
720 #ifdef __SOFTFP__
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
721 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
722 t |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
723 LIR_OprDesc::cpu_register |
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
724 LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
725 #else // __SOFTFP__
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
726 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) | t |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
727 ((type == T_FLOAT || type == T_DOUBLE) ? LIR_OprDesc::fpu_register : LIR_OprDesc::cpu_register) |
0
a61af66fc99e Initial load
duke
parents:
diff changeset
728 LIR_OprDesc::size_for(type) | LIR_OprDesc::virtual_mask);
a61af66fc99e Initial load
duke
parents:
diff changeset
729 assert(res == old_res, "old and new method not equal");
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
730 #endif // __SOFTFP__
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
731 #endif // ASSERT
0
a61af66fc99e Initial load
duke
parents:
diff changeset
732
a61af66fc99e Initial load
duke
parents:
diff changeset
733 return res;
a61af66fc99e Initial load
duke
parents:
diff changeset
734 }
a61af66fc99e Initial load
duke
parents:
diff changeset
735
a61af66fc99e Initial load
duke
parents:
diff changeset
736 // 'index' is computed by FrameMap::local_stack_pos(index); do not use other parameters as
a61af66fc99e Initial load
duke
parents:
diff changeset
737 // the index is platform independent; a double stack useing indeces 2 and 3 has always
a61af66fc99e Initial load
duke
parents:
diff changeset
738 // index 2.
a61af66fc99e Initial load
duke
parents:
diff changeset
739 static LIR_Opr stack(int index, BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
740 LIR_Opr res;
a61af66fc99e Initial load
duke
parents:
diff changeset
741 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
742 case T_OBJECT: // fall through
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
743 case T_ARRAY:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
744 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
745 LIR_OprDesc::object_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
746 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
747 LIR_OprDesc::single_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
748 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
749
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
750 case T_INT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
751 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
752 LIR_OprDesc::int_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
753 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
754 LIR_OprDesc::single_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
755 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
756
1816
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
757 case T_ADDRESS:
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
758 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
759 LIR_OprDesc::address_type |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
760 LIR_OprDesc::stack_value |
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
761 LIR_OprDesc::single_size);
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
762 break;
87b64980e2f1 6972540: sun/nio/ch/SocketChannelImpl compilation crashed when executing CompileTheWorld
never
parents: 1791
diff changeset
763
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
764 case T_LONG:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
765 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
766 LIR_OprDesc::long_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
767 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
768 LIR_OprDesc::double_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
769 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
770
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
771 case T_FLOAT:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
772 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
773 LIR_OprDesc::float_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
774 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
775 LIR_OprDesc::single_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
776 break;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
777 case T_DOUBLE:
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
778 res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
779 LIR_OprDesc::double_type |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
780 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
781 LIR_OprDesc::double_size);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
782 break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
783
a61af66fc99e Initial load
duke
parents:
diff changeset
784 default: ShouldNotReachHere(); res = illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
785 }
a61af66fc99e Initial load
duke
parents:
diff changeset
786
a61af66fc99e Initial load
duke
parents:
diff changeset
787 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
788 assert(index >= 0, "index must be positive");
a61af66fc99e Initial load
duke
parents:
diff changeset
789 assert(index <= (max_jint >> LIR_OprDesc::data_shift), "index is too big");
a61af66fc99e Initial load
duke
parents:
diff changeset
790
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
791 LIR_Opr old_res = (LIR_Opr)(intptr_t)((index << LIR_OprDesc::data_shift) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
792 LIR_OprDesc::stack_value |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
793 as_OprType(type) |
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 0
diff changeset
794 LIR_OprDesc::size_for(type));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
795 assert(res == old_res, "old and new method not equal");
a61af66fc99e Initial load
duke
parents:
diff changeset
796 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
797
a61af66fc99e Initial load
duke
parents:
diff changeset
798 return res;
a61af66fc99e Initial load
duke
parents:
diff changeset
799 }
a61af66fc99e Initial load
duke
parents:
diff changeset
800
a61af66fc99e Initial load
duke
parents:
diff changeset
801 static LIR_Opr intConst(jint i) { return (LIR_Opr)(new LIR_Const(i)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
802 static LIR_Opr longConst(jlong l) { return (LIR_Opr)(new LIR_Const(l)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
803 static LIR_Opr floatConst(jfloat f) { return (LIR_Opr)(new LIR_Const(f)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
804 static LIR_Opr doubleConst(jdouble d) { return (LIR_Opr)(new LIR_Const(d)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
805 static LIR_Opr oopConst(jobject o) { return (LIR_Opr)(new LIR_Const(o)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
806 static LIR_Opr address(LIR_Address* a) { return (LIR_Opr)a; }
a61af66fc99e Initial load
duke
parents:
diff changeset
807 static LIR_Opr intptrConst(void* p) { return (LIR_Opr)(new LIR_Const(p)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
808 static LIR_Opr intptrConst(intptr_t v) { return (LIR_Opr)(new LIR_Const((void*)v)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
809 static LIR_Opr illegal() { return (LIR_Opr)-1; }
1297
c466efa608d5 6932496: c1: deoptimization of jsr subroutine fails on sparcv9
roland
parents: 1295
diff changeset
810 static LIR_Opr addressConst(jint i) { return (LIR_Opr)(new LIR_Const(i, true)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
811
a61af66fc99e Initial load
duke
parents:
diff changeset
812 static LIR_Opr value_type(ValueType* type);
a61af66fc99e Initial load
duke
parents:
diff changeset
813 static LIR_Opr dummy_value_type(ValueType* type);
a61af66fc99e Initial load
duke
parents:
diff changeset
814 };
a61af66fc99e Initial load
duke
parents:
diff changeset
815
a61af66fc99e Initial load
duke
parents:
diff changeset
816
a61af66fc99e Initial load
duke
parents:
diff changeset
817 //-------------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
818 // LIR Instructions
a61af66fc99e Initial load
duke
parents:
diff changeset
819 //-------------------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
820 //
a61af66fc99e Initial load
duke
parents:
diff changeset
821 // Note:
a61af66fc99e Initial load
duke
parents:
diff changeset
822 // - every instruction has a result operand
a61af66fc99e Initial load
duke
parents:
diff changeset
823 // - every instruction has an CodeEmitInfo operand (can be revisited later)
a61af66fc99e Initial load
duke
parents:
diff changeset
824 // - every instruction has a LIR_OpCode operand
a61af66fc99e Initial load
duke
parents:
diff changeset
825 // - LIR_OpN, means an instruction that has N input operands
a61af66fc99e Initial load
duke
parents:
diff changeset
826 //
a61af66fc99e Initial load
duke
parents:
diff changeset
827 // class hierarchy:
a61af66fc99e Initial load
duke
parents:
diff changeset
828 //
a61af66fc99e Initial load
duke
parents:
diff changeset
829 class LIR_Op;
a61af66fc99e Initial load
duke
parents:
diff changeset
830 class LIR_Op0;
a61af66fc99e Initial load
duke
parents:
diff changeset
831 class LIR_OpLabel;
a61af66fc99e Initial load
duke
parents:
diff changeset
832 class LIR_Op1;
a61af66fc99e Initial load
duke
parents:
diff changeset
833 class LIR_OpBranch;
a61af66fc99e Initial load
duke
parents:
diff changeset
834 class LIR_OpConvert;
a61af66fc99e Initial load
duke
parents:
diff changeset
835 class LIR_OpAllocObj;
a61af66fc99e Initial load
duke
parents:
diff changeset
836 class LIR_OpRoundFP;
a61af66fc99e Initial load
duke
parents:
diff changeset
837 class LIR_Op2;
a61af66fc99e Initial load
duke
parents:
diff changeset
838 class LIR_OpDelay;
a61af66fc99e Initial load
duke
parents:
diff changeset
839 class LIR_Op3;
a61af66fc99e Initial load
duke
parents:
diff changeset
840 class LIR_OpAllocArray;
a61af66fc99e Initial load
duke
parents:
diff changeset
841 class LIR_OpCall;
a61af66fc99e Initial load
duke
parents:
diff changeset
842 class LIR_OpJavaCall;
a61af66fc99e Initial load
duke
parents:
diff changeset
843 class LIR_OpRTCall;
a61af66fc99e Initial load
duke
parents:
diff changeset
844 class LIR_OpArrayCopy;
a61af66fc99e Initial load
duke
parents:
diff changeset
845 class LIR_OpLock;
a61af66fc99e Initial load
duke
parents:
diff changeset
846 class LIR_OpTypeCheck;
a61af66fc99e Initial load
duke
parents:
diff changeset
847 class LIR_OpCompareAndSwap;
a61af66fc99e Initial load
duke
parents:
diff changeset
848 class LIR_OpProfileCall;
a61af66fc99e Initial load
duke
parents:
diff changeset
849
a61af66fc99e Initial load
duke
parents:
diff changeset
850
a61af66fc99e Initial load
duke
parents:
diff changeset
851 // LIR operation codes
a61af66fc99e Initial load
duke
parents:
diff changeset
852 enum LIR_Code {
a61af66fc99e Initial load
duke
parents:
diff changeset
853 lir_none
a61af66fc99e Initial load
duke
parents:
diff changeset
854 , begin_op0
a61af66fc99e Initial load
duke
parents:
diff changeset
855 , lir_word_align
a61af66fc99e Initial load
duke
parents:
diff changeset
856 , lir_label
a61af66fc99e Initial load
duke
parents:
diff changeset
857 , lir_nop
a61af66fc99e Initial load
duke
parents:
diff changeset
858 , lir_backwardbranch_target
a61af66fc99e Initial load
duke
parents:
diff changeset
859 , lir_std_entry
a61af66fc99e Initial load
duke
parents:
diff changeset
860 , lir_osr_entry
a61af66fc99e Initial load
duke
parents:
diff changeset
861 , lir_build_frame
a61af66fc99e Initial load
duke
parents:
diff changeset
862 , lir_fpop_raw
a61af66fc99e Initial load
duke
parents:
diff changeset
863 , lir_24bit_FPU
a61af66fc99e Initial load
duke
parents:
diff changeset
864 , lir_reset_FPU
a61af66fc99e Initial load
duke
parents:
diff changeset
865 , lir_breakpoint
a61af66fc99e Initial load
duke
parents:
diff changeset
866 , lir_rtcall
a61af66fc99e Initial load
duke
parents:
diff changeset
867 , lir_membar
a61af66fc99e Initial load
duke
parents:
diff changeset
868 , lir_membar_acquire
a61af66fc99e Initial load
duke
parents:
diff changeset
869 , lir_membar_release
4966
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
870 , lir_membar_loadload
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
871 , lir_membar_storestore
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
872 , lir_membar_loadstore
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
873 , lir_membar_storeload
0
a61af66fc99e Initial load
duke
parents:
diff changeset
874 , lir_get_thread
a61af66fc99e Initial load
duke
parents:
diff changeset
875 , end_op0
a61af66fc99e Initial load
duke
parents:
diff changeset
876 , begin_op1
a61af66fc99e Initial load
duke
parents:
diff changeset
877 , lir_fxch
a61af66fc99e Initial load
duke
parents:
diff changeset
878 , lir_fld
a61af66fc99e Initial load
duke
parents:
diff changeset
879 , lir_ffree
a61af66fc99e Initial load
duke
parents:
diff changeset
880 , lir_push
a61af66fc99e Initial load
duke
parents:
diff changeset
881 , lir_pop
a61af66fc99e Initial load
duke
parents:
diff changeset
882 , lir_null_check
a61af66fc99e Initial load
duke
parents:
diff changeset
883 , lir_return
a61af66fc99e Initial load
duke
parents:
diff changeset
884 , lir_leal
a61af66fc99e Initial load
duke
parents:
diff changeset
885 , lir_neg
a61af66fc99e Initial load
duke
parents:
diff changeset
886 , lir_branch
a61af66fc99e Initial load
duke
parents:
diff changeset
887 , lir_cond_float_branch
a61af66fc99e Initial load
duke
parents:
diff changeset
888 , lir_move
a61af66fc99e Initial load
duke
parents:
diff changeset
889 , lir_prefetchr
a61af66fc99e Initial load
duke
parents:
diff changeset
890 , lir_prefetchw
a61af66fc99e Initial load
duke
parents:
diff changeset
891 , lir_convert
a61af66fc99e Initial load
duke
parents:
diff changeset
892 , lir_alloc_object
a61af66fc99e Initial load
duke
parents:
diff changeset
893 , lir_monaddr
a61af66fc99e Initial load
duke
parents:
diff changeset
894 , lir_roundfp
a61af66fc99e Initial load
duke
parents:
diff changeset
895 , lir_safepoint
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
896 , lir_pack64
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
897 , lir_unpack64
1378
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
898 , lir_unwind
0
a61af66fc99e Initial load
duke
parents:
diff changeset
899 , end_op1
a61af66fc99e Initial load
duke
parents:
diff changeset
900 , begin_op2
a61af66fc99e Initial load
duke
parents:
diff changeset
901 , lir_cmp
a61af66fc99e Initial load
duke
parents:
diff changeset
902 , lir_cmp_l2i
a61af66fc99e Initial load
duke
parents:
diff changeset
903 , lir_ucmp_fd2i
a61af66fc99e Initial load
duke
parents:
diff changeset
904 , lir_cmp_fd2i
a61af66fc99e Initial load
duke
parents:
diff changeset
905 , lir_cmove
a61af66fc99e Initial load
duke
parents:
diff changeset
906 , lir_add
a61af66fc99e Initial load
duke
parents:
diff changeset
907 , lir_sub
a61af66fc99e Initial load
duke
parents:
diff changeset
908 , lir_mul
a61af66fc99e Initial load
duke
parents:
diff changeset
909 , lir_mul_strictfp
a61af66fc99e Initial load
duke
parents:
diff changeset
910 , lir_div
a61af66fc99e Initial load
duke
parents:
diff changeset
911 , lir_div_strictfp
a61af66fc99e Initial load
duke
parents:
diff changeset
912 , lir_rem
a61af66fc99e Initial load
duke
parents:
diff changeset
913 , lir_sqrt
a61af66fc99e Initial load
duke
parents:
diff changeset
914 , lir_abs
a61af66fc99e Initial load
duke
parents:
diff changeset
915 , lir_sin
a61af66fc99e Initial load
duke
parents:
diff changeset
916 , lir_cos
a61af66fc99e Initial load
duke
parents:
diff changeset
917 , lir_tan
a61af66fc99e Initial load
duke
parents:
diff changeset
918 , lir_log
a61af66fc99e Initial load
duke
parents:
diff changeset
919 , lir_log10
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
920 , lir_exp
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
921 , lir_pow
0
a61af66fc99e Initial load
duke
parents:
diff changeset
922 , lir_logic_and
a61af66fc99e Initial load
duke
parents:
diff changeset
923 , lir_logic_or
a61af66fc99e Initial load
duke
parents:
diff changeset
924 , lir_logic_xor
a61af66fc99e Initial load
duke
parents:
diff changeset
925 , lir_shl
a61af66fc99e Initial load
duke
parents:
diff changeset
926 , lir_shr
a61af66fc99e Initial load
duke
parents:
diff changeset
927 , lir_ushr
a61af66fc99e Initial load
duke
parents:
diff changeset
928 , lir_alloc_array
a61af66fc99e Initial load
duke
parents:
diff changeset
929 , lir_throw
a61af66fc99e Initial load
duke
parents:
diff changeset
930 , lir_compare_to
a61af66fc99e Initial load
duke
parents:
diff changeset
931 , end_op2
a61af66fc99e Initial load
duke
parents:
diff changeset
932 , begin_op3
a61af66fc99e Initial load
duke
parents:
diff changeset
933 , lir_idiv
a61af66fc99e Initial load
duke
parents:
diff changeset
934 , lir_irem
a61af66fc99e Initial load
duke
parents:
diff changeset
935 , end_op3
a61af66fc99e Initial load
duke
parents:
diff changeset
936 , begin_opJavaCall
a61af66fc99e Initial load
duke
parents:
diff changeset
937 , lir_static_call
a61af66fc99e Initial load
duke
parents:
diff changeset
938 , lir_optvirtual_call
a61af66fc99e Initial load
duke
parents:
diff changeset
939 , lir_icvirtual_call
a61af66fc99e Initial load
duke
parents:
diff changeset
940 , lir_virtual_call
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
941 , lir_dynamic_call
0
a61af66fc99e Initial load
duke
parents:
diff changeset
942 , end_opJavaCall
a61af66fc99e Initial load
duke
parents:
diff changeset
943 , begin_opArrayCopy
a61af66fc99e Initial load
duke
parents:
diff changeset
944 , lir_arraycopy
a61af66fc99e Initial load
duke
parents:
diff changeset
945 , end_opArrayCopy
a61af66fc99e Initial load
duke
parents:
diff changeset
946 , begin_opLock
a61af66fc99e Initial load
duke
parents:
diff changeset
947 , lir_lock
a61af66fc99e Initial load
duke
parents:
diff changeset
948 , lir_unlock
a61af66fc99e Initial load
duke
parents:
diff changeset
949 , end_opLock
a61af66fc99e Initial load
duke
parents:
diff changeset
950 , begin_delay_slot
a61af66fc99e Initial load
duke
parents:
diff changeset
951 , lir_delay_slot
a61af66fc99e Initial load
duke
parents:
diff changeset
952 , end_delay_slot
a61af66fc99e Initial load
duke
parents:
diff changeset
953 , begin_opTypeCheck
a61af66fc99e Initial load
duke
parents:
diff changeset
954 , lir_instanceof
a61af66fc99e Initial load
duke
parents:
diff changeset
955 , lir_checkcast
a61af66fc99e Initial load
duke
parents:
diff changeset
956 , lir_store_check
a61af66fc99e Initial load
duke
parents:
diff changeset
957 , end_opTypeCheck
a61af66fc99e Initial load
duke
parents:
diff changeset
958 , begin_opCompareAndSwap
a61af66fc99e Initial load
duke
parents:
diff changeset
959 , lir_cas_long
a61af66fc99e Initial load
duke
parents:
diff changeset
960 , lir_cas_obj
a61af66fc99e Initial load
duke
parents:
diff changeset
961 , lir_cas_int
a61af66fc99e Initial load
duke
parents:
diff changeset
962 , end_opCompareAndSwap
a61af66fc99e Initial load
duke
parents:
diff changeset
963 , begin_opMDOProfile
a61af66fc99e Initial load
duke
parents:
diff changeset
964 , lir_profile_call
a61af66fc99e Initial load
duke
parents:
diff changeset
965 , end_opMDOProfile
a61af66fc99e Initial load
duke
parents:
diff changeset
966 };
a61af66fc99e Initial load
duke
parents:
diff changeset
967
a61af66fc99e Initial load
duke
parents:
diff changeset
968
a61af66fc99e Initial load
duke
parents:
diff changeset
969 enum LIR_Condition {
a61af66fc99e Initial load
duke
parents:
diff changeset
970 lir_cond_equal
a61af66fc99e Initial load
duke
parents:
diff changeset
971 , lir_cond_notEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
972 , lir_cond_less
a61af66fc99e Initial load
duke
parents:
diff changeset
973 , lir_cond_lessEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
974 , lir_cond_greaterEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
975 , lir_cond_greater
a61af66fc99e Initial load
duke
parents:
diff changeset
976 , lir_cond_belowEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
977 , lir_cond_aboveEqual
a61af66fc99e Initial load
duke
parents:
diff changeset
978 , lir_cond_always
a61af66fc99e Initial load
duke
parents:
diff changeset
979 , lir_cond_unknown = -1
a61af66fc99e Initial load
duke
parents:
diff changeset
980 };
a61af66fc99e Initial load
duke
parents:
diff changeset
981
a61af66fc99e Initial load
duke
parents:
diff changeset
982
a61af66fc99e Initial load
duke
parents:
diff changeset
983 enum LIR_PatchCode {
a61af66fc99e Initial load
duke
parents:
diff changeset
984 lir_patch_none,
a61af66fc99e Initial load
duke
parents:
diff changeset
985 lir_patch_low,
a61af66fc99e Initial load
duke
parents:
diff changeset
986 lir_patch_high,
a61af66fc99e Initial load
duke
parents:
diff changeset
987 lir_patch_normal
a61af66fc99e Initial load
duke
parents:
diff changeset
988 };
a61af66fc99e Initial load
duke
parents:
diff changeset
989
a61af66fc99e Initial load
duke
parents:
diff changeset
990
a61af66fc99e Initial load
duke
parents:
diff changeset
991 enum LIR_MoveKind {
a61af66fc99e Initial load
duke
parents:
diff changeset
992 lir_move_normal,
a61af66fc99e Initial load
duke
parents:
diff changeset
993 lir_move_volatile,
a61af66fc99e Initial load
duke
parents:
diff changeset
994 lir_move_unaligned,
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
995 lir_move_wide,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
996 lir_move_max_flag
a61af66fc99e Initial load
duke
parents:
diff changeset
997 };
a61af66fc99e Initial load
duke
parents:
diff changeset
998
a61af66fc99e Initial load
duke
parents:
diff changeset
999
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 // LIR_Op
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1003 class LIR_Op: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
1004 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1005
a61af66fc99e Initial load
duke
parents:
diff changeset
1006 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1008 const char * _file;
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 int _line;
a61af66fc99e Initial load
duke
parents:
diff changeset
1010 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1011
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 LIR_Opr _result;
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 unsigned short _code;
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 unsigned short _flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
1016 CodeEmitInfo* _info;
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 int _id; // value id for register allocation
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 int _fpu_pop_count;
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 Instruction* _source; // for debugging
a61af66fc99e Initial load
duke
parents:
diff changeset
1020
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 static void print_condition(outputStream* out, LIR_Condition cond) PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1022
a61af66fc99e Initial load
duke
parents:
diff changeset
1023 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1024 static bool is_in_range(LIR_Code test, LIR_Code start, LIR_Code end) { return start < test && test < end; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1025
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1027 LIR_Op()
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 : _result(LIR_OprFact::illegalOpr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 , _code(lir_none)
a61af66fc99e Initial load
duke
parents:
diff changeset
1030 , _flags(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 , _info(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1032 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 , _file(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1034 , _line(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1035 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 , _fpu_pop_count(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1037 , _source(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 , _id(-1) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1039
a61af66fc99e Initial load
duke
parents:
diff changeset
1040 LIR_Op(LIR_Code code, LIR_Opr result, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1041 : _result(result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 , _code(code)
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 , _flags(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1044 , _info(info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 , _file(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 , _line(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1048 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1049 , _fpu_pop_count(0)
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 , _source(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 , _id(-1) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1052
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 CodeEmitInfo* info() const { return _info; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 LIR_Code code() const { return (LIR_Code)_code; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 LIR_Opr result_opr() const { return _result; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 void set_result_opr(LIR_Opr opr) { _result = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1057
a61af66fc99e Initial load
duke
parents:
diff changeset
1058 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 void set_file_and_line(const char * file, int line) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1060 _file = file;
a61af66fc99e Initial load
duke
parents:
diff changeset
1061 _line = line;
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1063 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1064
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 virtual const char * name() const PRODUCT_RETURN0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1066
a61af66fc99e Initial load
duke
parents:
diff changeset
1067 int id() const { return _id; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1068 void set_id(int id) { _id = id; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1069
a61af66fc99e Initial load
duke
parents:
diff changeset
1070 // FPU stack simulation helpers -- only used on Intel
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 void set_fpu_pop_count(int count) { assert(count >= 0 && count <= 1, "currently only 0 and 1 are valid"); _fpu_pop_count = count; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 int fpu_pop_count() const { return _fpu_pop_count; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 bool pop_fpu_stack() { return _fpu_pop_count > 0; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1074
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 Instruction* source() const { return _source; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 void set_source(Instruction* ins) { _source = ins; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1077
a61af66fc99e Initial load
duke
parents:
diff changeset
1078 virtual void emit_code(LIR_Assembler* masm) = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 virtual void print_instr(outputStream* out) const = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 virtual void print_on(outputStream* st) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1081
a61af66fc99e Initial load
duke
parents:
diff changeset
1082 virtual LIR_OpCall* as_OpCall() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1083 virtual LIR_OpJavaCall* as_OpJavaCall() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 virtual LIR_OpLabel* as_OpLabel() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 virtual LIR_OpDelay* as_OpDelay() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 virtual LIR_OpLock* as_OpLock() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 virtual LIR_OpAllocArray* as_OpAllocArray() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 virtual LIR_OpAllocObj* as_OpAllocObj() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 virtual LIR_OpRoundFP* as_OpRoundFP() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 virtual LIR_OpBranch* as_OpBranch() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1091 virtual LIR_OpRTCall* as_OpRTCall() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1092 virtual LIR_OpConvert* as_OpConvert() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1093 virtual LIR_Op0* as_Op0() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 virtual LIR_Op1* as_Op1() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 virtual LIR_Op2* as_Op2() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 virtual LIR_Op3* as_Op3() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1097 virtual LIR_OpArrayCopy* as_OpArrayCopy() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 virtual LIR_OpTypeCheck* as_OpTypeCheck() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1099 virtual LIR_OpCompareAndSwap* as_OpCompareAndSwap() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1100 virtual LIR_OpProfileCall* as_OpProfileCall() { return NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1101
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 virtual void verify() const {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1104
a61af66fc99e Initial load
duke
parents:
diff changeset
1105 // for calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 class LIR_OpCall: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1108
a61af66fc99e Initial load
duke
parents:
diff changeset
1109 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1110 address _addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 LIR_OprList* _arguments;
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1113 LIR_OpCall(LIR_Code code, address addr, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 LIR_OprList* arguments, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1116 , _arguments(arguments)
a61af66fc99e Initial load
duke
parents:
diff changeset
1117 , _addr(addr) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1118
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 address addr() const { return _addr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 const LIR_OprList* arguments() const { return _arguments; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1122 virtual LIR_OpCall* as_OpCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1124
a61af66fc99e Initial load
duke
parents:
diff changeset
1125
a61af66fc99e Initial load
duke
parents:
diff changeset
1126 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 // LIR_OpJavaCall
a61af66fc99e Initial load
duke
parents:
diff changeset
1128 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1129 class LIR_OpJavaCall: public LIR_OpCall {
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1131
a61af66fc99e Initial load
duke
parents:
diff changeset
1132 private:
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1133 ciMethod* _method;
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1134 LIR_Opr _receiver;
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1135 LIR_Opr _method_handle_invoke_SP_save_opr; // Used in LIR_OpVisitState::visit to store the reference to FrameMap::method_handle_invoke_SP_save_opr.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1136
a61af66fc99e Initial load
duke
parents:
diff changeset
1137 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1138 LIR_OpJavaCall(LIR_Code code, ciMethod* method,
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 address addr, LIR_OprList* arguments,
a61af66fc99e Initial load
duke
parents:
diff changeset
1141 CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 : LIR_OpCall(code, addr, result, arguments, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 , _receiver(receiver)
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1144 , _method(method)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1145 , _method_handle_invoke_SP_save_opr(LIR_OprFact::illegalOpr)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1146 { assert(is_in_range(code, begin_opJavaCall, end_opJavaCall), "code check"); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1147
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 LIR_OpJavaCall(LIR_Code code, ciMethod* method,
a61af66fc99e Initial load
duke
parents:
diff changeset
1149 LIR_Opr receiver, LIR_Opr result, intptr_t vtable_offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 LIR_OprList* arguments, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1151 : LIR_OpCall(code, (address)vtable_offset, result, arguments, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1152 , _receiver(receiver)
1564
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1153 , _method(method)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1154 , _method_handle_invoke_SP_save_opr(LIR_OprFact::illegalOpr)
61b2245abf36 6930772: JSR 292 needs to support SPARC C1
twisti
parents: 1507
diff changeset
1155 { assert(is_in_range(code, begin_opJavaCall, end_opJavaCall), "code check"); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1156
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 LIR_Opr receiver() const { return _receiver; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 ciMethod* method() const { return _method; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1159
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1160 // JSR 292 support.
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1161 bool is_invokedynamic() const { return code() == lir_dynamic_call; }
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1162 bool is_method_handle_invoke() const {
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1163 return
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1164 is_invokedynamic() // An invokedynamic is always a MethodHandle call site.
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1165 ||
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1166 method()->is_compiled_lambda_form() // Java-generated adapter
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1167 ||
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1168 method()->is_method_handle_intrinsic(); // JVM-generated MH intrinsic
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1169 }
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1170
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1171 intptr_t vtable_offset() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 assert(_code == lir_virtual_call, "only have vtable for real vcall");
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 return (intptr_t) addr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1174 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1175
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 virtual LIR_OpJavaCall* as_OpJavaCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1180
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 // LIR_OpLabel
a61af66fc99e Initial load
duke
parents:
diff changeset
1183 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1184 // Location where a branch can continue
a61af66fc99e Initial load
duke
parents:
diff changeset
1185 class LIR_OpLabel: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1186 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1187
a61af66fc99e Initial load
duke
parents:
diff changeset
1188 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1189 Label* _label;
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1191 LIR_OpLabel(Label* lbl)
a61af66fc99e Initial load
duke
parents:
diff changeset
1192 : LIR_Op(lir_label, LIR_OprFact::illegalOpr, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 , _label(lbl) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 Label* label() const { return _label; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1195
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1197 virtual LIR_OpLabel* as_OpLabel() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1199 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1200
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 // LIR_OpArrayCopy
a61af66fc99e Initial load
duke
parents:
diff changeset
1202 class LIR_OpArrayCopy: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1203 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1204
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 ArrayCopyStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 LIR_Opr _src;
a61af66fc99e Initial load
duke
parents:
diff changeset
1208 LIR_Opr _src_pos;
a61af66fc99e Initial load
duke
parents:
diff changeset
1209 LIR_Opr _dst;
a61af66fc99e Initial load
duke
parents:
diff changeset
1210 LIR_Opr _dst_pos;
a61af66fc99e Initial load
duke
parents:
diff changeset
1211 LIR_Opr _length;
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 LIR_Opr _tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 ciArrayKlass* _expected_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
1214 int _flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
1215
a61af66fc99e Initial load
duke
parents:
diff changeset
1216 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 enum Flags {
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 src_null_check = 1 << 0,
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 dst_null_check = 1 << 1,
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 src_pos_positive_check = 1 << 2,
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 dst_pos_positive_check = 1 << 3,
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 length_positive_check = 1 << 4,
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 src_range_check = 1 << 5,
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 dst_range_check = 1 << 6,
a61af66fc99e Initial load
duke
parents:
diff changeset
1225 type_check = 1 << 7,
2446
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1226 overlapping = 1 << 8,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1227 unaligned = 1 << 9,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1228 src_objarray = 1 << 10,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1229 dst_objarray = 1 << 11,
13bc79b5c9c8 7033154: Improve C1 arraycopy performance
roland
parents: 2357
diff changeset
1230 all_flags = (1 << 12) - 1
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1231 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1232
a61af66fc99e Initial load
duke
parents:
diff changeset
1233 LIR_OpArrayCopy(LIR_Opr src, LIR_Opr src_pos, LIR_Opr dst, LIR_Opr dst_pos, LIR_Opr length, LIR_Opr tmp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 ciArrayKlass* expected_type, int flags, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1235
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 LIR_Opr src() const { return _src; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1237 LIR_Opr src_pos() const { return _src_pos; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 LIR_Opr dst() const { return _dst; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 LIR_Opr dst_pos() const { return _dst_pos; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 LIR_Opr length() const { return _length; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 LIR_Opr tmp() const { return _tmp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1242 int flags() const { return _flags; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1243 ciArrayKlass* expected_type() const { return _expected_type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1244 ArrayCopyStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1245
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1247 virtual LIR_OpArrayCopy* as_OpArrayCopy() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1248 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1249 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1250
a61af66fc99e Initial load
duke
parents:
diff changeset
1251
a61af66fc99e Initial load
duke
parents:
diff changeset
1252 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1253 // LIR_Op0
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 class LIR_Op0: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1257
a61af66fc99e Initial load
duke
parents:
diff changeset
1258 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1259 LIR_Op0(LIR_Code code)
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 : LIR_Op(code, LIR_OprFact::illegalOpr, NULL) { assert(is_in_range(code, begin_op0, end_op0), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 LIR_Op0(LIR_Code code, LIR_Opr result, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 : LIR_Op(code, result, info) { assert(is_in_range(code, begin_op0, end_op0), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1263
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 virtual LIR_Op0* as_Op0() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1266 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1267 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1268
a61af66fc99e Initial load
duke
parents:
diff changeset
1269
a61af66fc99e Initial load
duke
parents:
diff changeset
1270 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1271 // LIR_Op1
a61af66fc99e Initial load
duke
parents:
diff changeset
1272 // --------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1273
a61af66fc99e Initial load
duke
parents:
diff changeset
1274 class LIR_Op1: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1276
a61af66fc99e Initial load
duke
parents:
diff changeset
1277 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 LIR_Opr _opr; // input operand
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 BasicType _type; // Operand types
a61af66fc99e Initial load
duke
parents:
diff changeset
1280 LIR_PatchCode _patch; // only required with patchin (NEEDS_CLEANUP: do we want a special instruction for patching?)
a61af66fc99e Initial load
duke
parents:
diff changeset
1281
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 static void print_patch_code(outputStream* out, LIR_PatchCode code);
a61af66fc99e Initial load
duke
parents:
diff changeset
1283
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 void set_kind(LIR_MoveKind kind) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 assert(code() == lir_move, "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 _flags = kind;
a61af66fc99e Initial load
duke
parents:
diff changeset
1287 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1288
a61af66fc99e Initial load
duke
parents:
diff changeset
1289 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1290 LIR_Op1(LIR_Code code, LIR_Opr opr, LIR_Opr result = LIR_OprFact::illegalOpr, BasicType type = T_ILLEGAL, LIR_PatchCode patch = lir_patch_none, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1291 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1292 , _opr(opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1293 , _patch(patch)
a61af66fc99e Initial load
duke
parents:
diff changeset
1294 , _type(type) { assert(is_in_range(code, begin_op1, end_op1), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1295
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 LIR_Op1(LIR_Code code, LIR_Opr opr, LIR_Opr result, BasicType type, LIR_PatchCode patch, CodeEmitInfo* info, LIR_MoveKind kind)
a61af66fc99e Initial load
duke
parents:
diff changeset
1297 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1298 , _opr(opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1299 , _patch(patch)
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 , _type(type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1301 assert(code == lir_move, "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
1302 set_kind(kind);
a61af66fc99e Initial load
duke
parents:
diff changeset
1303 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1304
a61af66fc99e Initial load
duke
parents:
diff changeset
1305 LIR_Op1(LIR_Code code, LIR_Opr opr, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 : LIR_Op(code, LIR_OprFact::illegalOpr, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1307 , _opr(opr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1308 , _patch(lir_patch_none)
a61af66fc99e Initial load
duke
parents:
diff changeset
1309 , _type(T_ILLEGAL) { assert(is_in_range(code, begin_op1, end_op1), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1310
a61af66fc99e Initial load
duke
parents:
diff changeset
1311 LIR_Opr in_opr() const { return _opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1312 LIR_PatchCode patch_code() const { return _patch; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1313 BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1314
a61af66fc99e Initial load
duke
parents:
diff changeset
1315 LIR_MoveKind move_kind() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
1316 assert(code() == lir_move, "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
1317 return (LIR_MoveKind)_flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
1318 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1319
a61af66fc99e Initial load
duke
parents:
diff changeset
1320 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1321 virtual LIR_Op1* as_Op1() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1322 virtual const char * name() const PRODUCT_RETURN0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1323
a61af66fc99e Initial load
duke
parents:
diff changeset
1324 void set_in_opr(LIR_Opr opr) { _opr = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1325
a61af66fc99e Initial load
duke
parents:
diff changeset
1326 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1327 virtual void verify() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
1328 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1329
a61af66fc99e Initial load
duke
parents:
diff changeset
1330
a61af66fc99e Initial load
duke
parents:
diff changeset
1331 // for runtime calls
a61af66fc99e Initial load
duke
parents:
diff changeset
1332 class LIR_OpRTCall: public LIR_OpCall {
a61af66fc99e Initial load
duke
parents:
diff changeset
1333 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1334
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1336 LIR_Opr _tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
1337 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 LIR_OpRTCall(address addr, LIR_Opr tmp,
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 LIR_Opr result, LIR_OprList* arguments, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1340 : LIR_OpCall(lir_rtcall, addr, result, arguments, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 , _tmp(tmp) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1342
a61af66fc99e Initial load
duke
parents:
diff changeset
1343 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1344 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1345 virtual LIR_OpRTCall* as_OpRTCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1346
a61af66fc99e Initial load
duke
parents:
diff changeset
1347 LIR_Opr tmp() const { return _tmp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1348
a61af66fc99e Initial load
duke
parents:
diff changeset
1349 virtual void verify() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
1350 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1351
a61af66fc99e Initial load
duke
parents:
diff changeset
1352
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 class LIR_OpBranch: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1354 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1355
a61af66fc99e Initial load
duke
parents:
diff changeset
1356 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1357 LIR_Condition _cond;
a61af66fc99e Initial load
duke
parents:
diff changeset
1358 BasicType _type;
a61af66fc99e Initial load
duke
parents:
diff changeset
1359 Label* _label;
a61af66fc99e Initial load
duke
parents:
diff changeset
1360 BlockBegin* _block; // if this is a branch to a block, this is the block
a61af66fc99e Initial load
duke
parents:
diff changeset
1361 BlockBegin* _ublock; // if this is a float-branch, this is the unorderd block
a61af66fc99e Initial load
duke
parents:
diff changeset
1362 CodeStub* _stub; // if this is a branch to a stub, this is the stub
a61af66fc99e Initial load
duke
parents:
diff changeset
1363
a61af66fc99e Initial load
duke
parents:
diff changeset
1364 public:
4816
9164b8236699 7131028: Switch statement takes wrong path
iveresov
parents: 3957
diff changeset
1365 LIR_OpBranch(LIR_Condition cond, BasicType type, Label* lbl)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1366 : LIR_Op(lir_branch, LIR_OprFact::illegalOpr, (CodeEmitInfo*) NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1367 , _cond(cond)
4816
9164b8236699 7131028: Switch statement takes wrong path
iveresov
parents: 3957
diff changeset
1368 , _type(type)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1369 , _label(lbl)
a61af66fc99e Initial load
duke
parents:
diff changeset
1370 , _block(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1371 , _ublock(NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1372 , _stub(NULL) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1373
a61af66fc99e Initial load
duke
parents:
diff changeset
1374 LIR_OpBranch(LIR_Condition cond, BasicType type, BlockBegin* block);
a61af66fc99e Initial load
duke
parents:
diff changeset
1375 LIR_OpBranch(LIR_Condition cond, BasicType type, CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
1376
a61af66fc99e Initial load
duke
parents:
diff changeset
1377 // for unordered comparisons
a61af66fc99e Initial load
duke
parents:
diff changeset
1378 LIR_OpBranch(LIR_Condition cond, BasicType type, BlockBegin* block, BlockBegin* ublock);
a61af66fc99e Initial load
duke
parents:
diff changeset
1379
a61af66fc99e Initial load
duke
parents:
diff changeset
1380 LIR_Condition cond() const { return _cond; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1381 BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1382 Label* label() const { return _label; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1383 BlockBegin* block() const { return _block; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1384 BlockBegin* ublock() const { return _ublock; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1385 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1386
a61af66fc99e Initial load
duke
parents:
diff changeset
1387 void change_block(BlockBegin* b);
a61af66fc99e Initial load
duke
parents:
diff changeset
1388 void change_ublock(BlockBegin* b);
a61af66fc99e Initial load
duke
parents:
diff changeset
1389 void negate_cond();
a61af66fc99e Initial load
duke
parents:
diff changeset
1390
a61af66fc99e Initial load
duke
parents:
diff changeset
1391 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1392 virtual LIR_OpBranch* as_OpBranch() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1393 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1394 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1395
a61af66fc99e Initial load
duke
parents:
diff changeset
1396
a61af66fc99e Initial load
duke
parents:
diff changeset
1397 class ConversionStub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1398
a61af66fc99e Initial load
duke
parents:
diff changeset
1399 class LIR_OpConvert: public LIR_Op1 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1400 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1401
a61af66fc99e Initial load
duke
parents:
diff changeset
1402 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1403 Bytecodes::Code _bytecode;
a61af66fc99e Initial load
duke
parents:
diff changeset
1404 ConversionStub* _stub;
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1405 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1406 LIR_Opr _tmp1;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1407 LIR_Opr _tmp2;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1408 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1409
a61af66fc99e Initial load
duke
parents:
diff changeset
1410 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1411 LIR_OpConvert(Bytecodes::Code code, LIR_Opr opr, LIR_Opr result, ConversionStub* stub)
a61af66fc99e Initial load
duke
parents:
diff changeset
1412 : LIR_Op1(lir_convert, opr, result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1413 , _stub(stub)
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1414 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1415 , _tmp1(LIR_OprDesc::illegalOpr())
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1416 , _tmp2(LIR_OprDesc::illegalOpr())
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1417 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1418 , _bytecode(code) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1419
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1420 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1421 LIR_OpConvert(Bytecodes::Code code, LIR_Opr opr, LIR_Opr result, ConversionStub* stub
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1422 ,LIR_Opr tmp1, LIR_Opr tmp2)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1423 : LIR_Op1(lir_convert, opr, result)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1424 , _stub(stub)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1425 , _tmp1(tmp1)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1426 , _tmp2(tmp2)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1427 , _bytecode(code) {}
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1428 #endif
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1429
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1430 Bytecodes::Code bytecode() const { return _bytecode; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1431 ConversionStub* stub() const { return _stub; }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1432 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1433 LIR_Opr tmp1() const { return _tmp1; }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1434 LIR_Opr tmp2() const { return _tmp2; }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1435 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1436
a61af66fc99e Initial load
duke
parents:
diff changeset
1437 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1438 virtual LIR_OpConvert* as_OpConvert() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1439 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1440
a61af66fc99e Initial load
duke
parents:
diff changeset
1441 static void print_bytecode(outputStream* out, Bytecodes::Code code) PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1442 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1443
a61af66fc99e Initial load
duke
parents:
diff changeset
1444
a61af66fc99e Initial load
duke
parents:
diff changeset
1445 // LIR_OpAllocObj
a61af66fc99e Initial load
duke
parents:
diff changeset
1446 class LIR_OpAllocObj : public LIR_Op1 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1447 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1448
a61af66fc99e Initial load
duke
parents:
diff changeset
1449 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1450 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1451 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1452 LIR_Opr _tmp3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1453 LIR_Opr _tmp4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1454 int _hdr_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1455 int _obj_size;
a61af66fc99e Initial load
duke
parents:
diff changeset
1456 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1457 bool _init_check;
a61af66fc99e Initial load
duke
parents:
diff changeset
1458
a61af66fc99e Initial load
duke
parents:
diff changeset
1459 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1460 LIR_OpAllocObj(LIR_Opr klass, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1461 LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4,
a61af66fc99e Initial load
duke
parents:
diff changeset
1462 int hdr_size, int obj_size, bool init_check, CodeStub* stub)
a61af66fc99e Initial load
duke
parents:
diff changeset
1463 : LIR_Op1(lir_alloc_object, klass, result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1464 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1465 , _tmp2(t2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1466 , _tmp3(t3)
a61af66fc99e Initial load
duke
parents:
diff changeset
1467 , _tmp4(t4)
a61af66fc99e Initial load
duke
parents:
diff changeset
1468 , _hdr_size(hdr_size)
a61af66fc99e Initial load
duke
parents:
diff changeset
1469 , _obj_size(obj_size)
a61af66fc99e Initial load
duke
parents:
diff changeset
1470 , _init_check(init_check)
a61af66fc99e Initial load
duke
parents:
diff changeset
1471 , _stub(stub) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1472
a61af66fc99e Initial load
duke
parents:
diff changeset
1473 LIR_Opr klass() const { return in_opr(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1474 LIR_Opr obj() const { return result_opr(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1475 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1476 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1477 LIR_Opr tmp3() const { return _tmp3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1478 LIR_Opr tmp4() const { return _tmp4; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1479 int header_size() const { return _hdr_size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1480 int object_size() const { return _obj_size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1481 bool init_check() const { return _init_check; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1482 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1483
a61af66fc99e Initial load
duke
parents:
diff changeset
1484 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1485 virtual LIR_OpAllocObj * as_OpAllocObj () { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1486 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1487 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1488
a61af66fc99e Initial load
duke
parents:
diff changeset
1489
a61af66fc99e Initial load
duke
parents:
diff changeset
1490 // LIR_OpRoundFP
a61af66fc99e Initial load
duke
parents:
diff changeset
1491 class LIR_OpRoundFP : public LIR_Op1 {
a61af66fc99e Initial load
duke
parents:
diff changeset
1492 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1493
a61af66fc99e Initial load
duke
parents:
diff changeset
1494 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1495 LIR_Opr _tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
1496
a61af66fc99e Initial load
duke
parents:
diff changeset
1497 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1498 LIR_OpRoundFP(LIR_Opr reg, LIR_Opr stack_loc_temp, LIR_Opr result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1499 : LIR_Op1(lir_roundfp, reg, result)
a61af66fc99e Initial load
duke
parents:
diff changeset
1500 , _tmp(stack_loc_temp) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1501
a61af66fc99e Initial load
duke
parents:
diff changeset
1502 LIR_Opr tmp() const { return _tmp; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1503 virtual LIR_OpRoundFP* as_OpRoundFP() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1504 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1505 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1506
a61af66fc99e Initial load
duke
parents:
diff changeset
1507 // LIR_OpTypeCheck
a61af66fc99e Initial load
duke
parents:
diff changeset
1508 class LIR_OpTypeCheck: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1509 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1510
a61af66fc99e Initial load
duke
parents:
diff changeset
1511 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1512 LIR_Opr _object;
a61af66fc99e Initial load
duke
parents:
diff changeset
1513 LIR_Opr _array;
a61af66fc99e Initial load
duke
parents:
diff changeset
1514 ciKlass* _klass;
a61af66fc99e Initial load
duke
parents:
diff changeset
1515 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1516 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1517 LIR_Opr _tmp3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1518 bool _fast_check;
a61af66fc99e Initial load
duke
parents:
diff changeset
1519 CodeEmitInfo* _info_for_patch;
a61af66fc99e Initial load
duke
parents:
diff changeset
1520 CodeEmitInfo* _info_for_exception;
a61af66fc99e Initial load
duke
parents:
diff changeset
1521 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1522 ciMethod* _profiled_method;
a61af66fc99e Initial load
duke
parents:
diff changeset
1523 int _profiled_bci;
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1524 bool _should_profile;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1525
a61af66fc99e Initial load
duke
parents:
diff changeset
1526 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1527 LIR_OpTypeCheck(LIR_Code code, LIR_Opr result, LIR_Opr object, ciKlass* klass,
a61af66fc99e Initial load
duke
parents:
diff changeset
1528 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check,
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1529 CodeEmitInfo* info_for_exception, CodeEmitInfo* info_for_patch, CodeStub* stub);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1530 LIR_OpTypeCheck(LIR_Code code, LIR_Opr object, LIR_Opr array,
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1531 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, CodeEmitInfo* info_for_exception);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1532
a61af66fc99e Initial load
duke
parents:
diff changeset
1533 LIR_Opr object() const { return _object; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1534 LIR_Opr array() const { assert(code() == lir_store_check, "not valid"); return _array; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1535 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1536 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1537 LIR_Opr tmp3() const { return _tmp3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1538 ciKlass* klass() const { assert(code() == lir_instanceof || code() == lir_checkcast, "not valid"); return _klass; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1539 bool fast_check() const { assert(code() == lir_instanceof || code() == lir_checkcast, "not valid"); return _fast_check; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1540 CodeEmitInfo* info_for_patch() const { return _info_for_patch; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1541 CodeEmitInfo* info_for_exception() const { return _info_for_exception; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1542 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1543
a61af66fc99e Initial load
duke
parents:
diff changeset
1544 // methodDataOop profiling
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1545 void set_profiled_method(ciMethod *method) { _profiled_method = method; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1546 void set_profiled_bci(int bci) { _profiled_bci = bci; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1547 void set_should_profile(bool b) { _should_profile = b; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1548 ciMethod* profiled_method() const { return _profiled_method; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1549 int profiled_bci() const { return _profiled_bci; }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1550 bool should_profile() const { return _should_profile; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1551
a61af66fc99e Initial load
duke
parents:
diff changeset
1552 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1553 virtual LIR_OpTypeCheck* as_OpTypeCheck() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1554 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1555 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1556
a61af66fc99e Initial load
duke
parents:
diff changeset
1557 // LIR_Op2
a61af66fc99e Initial load
duke
parents:
diff changeset
1558 class LIR_Op2: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1559 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1560
a61af66fc99e Initial load
duke
parents:
diff changeset
1561 int _fpu_stack_size; // for sin/cos implementation on Intel
a61af66fc99e Initial load
duke
parents:
diff changeset
1562
a61af66fc99e Initial load
duke
parents:
diff changeset
1563 protected:
a61af66fc99e Initial load
duke
parents:
diff changeset
1564 LIR_Opr _opr1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1565 LIR_Opr _opr2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1566 BasicType _type;
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1567 LIR_Opr _tmp1;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1568 LIR_Opr _tmp2;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1569 LIR_Opr _tmp3;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1570 LIR_Opr _tmp4;
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1571 LIR_Opr _tmp5;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1572 LIR_Condition _condition;
a61af66fc99e Initial load
duke
parents:
diff changeset
1573
a61af66fc99e Initial load
duke
parents:
diff changeset
1574 void verify() const;
a61af66fc99e Initial load
duke
parents:
diff changeset
1575
a61af66fc99e Initial load
duke
parents:
diff changeset
1576 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1577 LIR_Op2(LIR_Code code, LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1578 : LIR_Op(code, LIR_OprFact::illegalOpr, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1579 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1580 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1581 , _type(T_ILLEGAL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1582 , _condition(condition)
a61af66fc99e Initial load
duke
parents:
diff changeset
1583 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1584 , _tmp1(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1585 , _tmp2(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1586 , _tmp3(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1587 , _tmp4(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1588 , _tmp5(LIR_OprFact::illegalOpr) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1589 assert(code == lir_cmp, "code check");
a61af66fc99e Initial load
duke
parents:
diff changeset
1590 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1591
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
1592 LIR_Op2(LIR_Code code, LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1593 : LIR_Op(code, result, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1594 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1595 , _opr2(opr2)
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
1596 , _type(type)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1597 , _condition(condition)
a61af66fc99e Initial load
duke
parents:
diff changeset
1598 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1599 , _tmp1(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1600 , _tmp2(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1601 , _tmp3(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1602 , _tmp4(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1603 , _tmp5(LIR_OprFact::illegalOpr) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1604 assert(code == lir_cmove, "code check");
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
1605 assert(type != T_ILLEGAL, "cmove should have type");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1606 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1607
a61af66fc99e Initial load
duke
parents:
diff changeset
1608 LIR_Op2(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result = LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1609 CodeEmitInfo* info = NULL, BasicType type = T_ILLEGAL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1610 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1611 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1612 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1613 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
1614 , _condition(lir_cond_unknown)
a61af66fc99e Initial load
duke
parents:
diff changeset
1615 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1616 , _tmp1(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1617 , _tmp2(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1618 , _tmp3(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1619 , _tmp4(LIR_OprFact::illegalOpr)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1620 , _tmp5(LIR_OprFact::illegalOpr) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1621 assert(code != lir_cmp && is_in_range(code, begin_op2, end_op2), "code check");
a61af66fc99e Initial load
duke
parents:
diff changeset
1622 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1623
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1624 LIR_Op2(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, LIR_Opr tmp1, LIR_Opr tmp2 = LIR_OprFact::illegalOpr,
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1625 LIR_Opr tmp3 = LIR_OprFact::illegalOpr, LIR_Opr tmp4 = LIR_OprFact::illegalOpr, LIR_Opr tmp5 = LIR_OprFact::illegalOpr)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1626 : LIR_Op(code, result, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1627 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1628 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1629 , _type(T_ILLEGAL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1630 , _condition(lir_cond_unknown)
a61af66fc99e Initial load
duke
parents:
diff changeset
1631 , _fpu_stack_size(0)
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1632 , _tmp1(tmp1)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1633 , _tmp2(tmp2)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1634 , _tmp3(tmp3)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1635 , _tmp4(tmp4)
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1636 , _tmp5(tmp5) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1637 assert(code != lir_cmp && is_in_range(code, begin_op2, end_op2), "code check");
a61af66fc99e Initial load
duke
parents:
diff changeset
1638 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1639
a61af66fc99e Initial load
duke
parents:
diff changeset
1640 LIR_Opr in_opr1() const { return _opr1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1641 LIR_Opr in_opr2() const { return _opr2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1642 BasicType type() const { return _type; }
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1643 LIR_Opr tmp1_opr() const { return _tmp1; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1644 LIR_Opr tmp2_opr() const { return _tmp2; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1645 LIR_Opr tmp3_opr() const { return _tmp3; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1646 LIR_Opr tmp4_opr() const { return _tmp4; }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
1647 LIR_Opr tmp5_opr() const { return _tmp5; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1648 LIR_Condition condition() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
1649 assert(code() == lir_cmp || code() == lir_cmove, "only valid for cmp and cmove"); return _condition;
a61af66fc99e Initial load
duke
parents:
diff changeset
1650 }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1651 void set_condition(LIR_Condition condition) {
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1652 assert(code() == lir_cmp || code() == lir_cmove, "only valid for cmp and cmove"); _condition = condition;
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1653 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1654
a61af66fc99e Initial load
duke
parents:
diff changeset
1655 void set_fpu_stack_size(int size) { _fpu_stack_size = size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1656 int fpu_stack_size() const { return _fpu_stack_size; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1657
a61af66fc99e Initial load
duke
parents:
diff changeset
1658 void set_in_opr1(LIR_Opr opr) { _opr1 = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1659 void set_in_opr2(LIR_Opr opr) { _opr2 = opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1660
a61af66fc99e Initial load
duke
parents:
diff changeset
1661 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1662 virtual LIR_Op2* as_Op2() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1663 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1664 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1665
a61af66fc99e Initial load
duke
parents:
diff changeset
1666 class LIR_OpAllocArray : public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1667 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1668
a61af66fc99e Initial load
duke
parents:
diff changeset
1669 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1670 LIR_Opr _klass;
a61af66fc99e Initial load
duke
parents:
diff changeset
1671 LIR_Opr _len;
a61af66fc99e Initial load
duke
parents:
diff changeset
1672 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1673 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1674 LIR_Opr _tmp3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1675 LIR_Opr _tmp4;
a61af66fc99e Initial load
duke
parents:
diff changeset
1676 BasicType _type;
a61af66fc99e Initial load
duke
parents:
diff changeset
1677 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1678
a61af66fc99e Initial load
duke
parents:
diff changeset
1679 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1680 LIR_OpAllocArray(LIR_Opr klass, LIR_Opr len, LIR_Opr result, LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4, BasicType type, CodeStub* stub)
a61af66fc99e Initial load
duke
parents:
diff changeset
1681 : LIR_Op(lir_alloc_array, result, NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1682 , _klass(klass)
a61af66fc99e Initial load
duke
parents:
diff changeset
1683 , _len(len)
a61af66fc99e Initial load
duke
parents:
diff changeset
1684 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1685 , _tmp2(t2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1686 , _tmp3(t3)
a61af66fc99e Initial load
duke
parents:
diff changeset
1687 , _tmp4(t4)
a61af66fc99e Initial load
duke
parents:
diff changeset
1688 , _type(type)
a61af66fc99e Initial load
duke
parents:
diff changeset
1689 , _stub(stub) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1690
a61af66fc99e Initial load
duke
parents:
diff changeset
1691 LIR_Opr klass() const { return _klass; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1692 LIR_Opr len() const { return _len; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1693 LIR_Opr obj() const { return result_opr(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1694 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1695 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1696 LIR_Opr tmp3() const { return _tmp3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1697 LIR_Opr tmp4() const { return _tmp4; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1698 BasicType type() const { return _type; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1699 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1700
a61af66fc99e Initial load
duke
parents:
diff changeset
1701 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1702 virtual LIR_OpAllocArray * as_OpAllocArray () { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1703 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1704 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1705
a61af66fc99e Initial load
duke
parents:
diff changeset
1706
a61af66fc99e Initial load
duke
parents:
diff changeset
1707 class LIR_Op3: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1708 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1709
a61af66fc99e Initial load
duke
parents:
diff changeset
1710 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1711 LIR_Opr _opr1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1712 LIR_Opr _opr2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1713 LIR_Opr _opr3;
a61af66fc99e Initial load
duke
parents:
diff changeset
1714 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1715 LIR_Op3(LIR_Code code, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr opr3, LIR_Opr result, CodeEmitInfo* info = NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1716 : LIR_Op(code, result, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1717 , _opr1(opr1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1718 , _opr2(opr2)
a61af66fc99e Initial load
duke
parents:
diff changeset
1719 , _opr3(opr3) { assert(is_in_range(code, begin_op3, end_op3), "code check"); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1720 LIR_Opr in_opr1() const { return _opr1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1721 LIR_Opr in_opr2() const { return _opr2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1722 LIR_Opr in_opr3() const { return _opr3; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1723
a61af66fc99e Initial load
duke
parents:
diff changeset
1724 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1725 virtual LIR_Op3* as_Op3() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1726 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1727 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1728
a61af66fc99e Initial load
duke
parents:
diff changeset
1729
a61af66fc99e Initial load
duke
parents:
diff changeset
1730 //--------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1731 class LabelObj: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
1732 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1733 Label _label;
a61af66fc99e Initial load
duke
parents:
diff changeset
1734 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1735 LabelObj() {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1736 Label* label() { return &_label; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1737 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1738
a61af66fc99e Initial load
duke
parents:
diff changeset
1739
a61af66fc99e Initial load
duke
parents:
diff changeset
1740 class LIR_OpLock: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1741 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1742
a61af66fc99e Initial load
duke
parents:
diff changeset
1743 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1744 LIR_Opr _hdr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1745 LIR_Opr _obj;
a61af66fc99e Initial load
duke
parents:
diff changeset
1746 LIR_Opr _lock;
a61af66fc99e Initial load
duke
parents:
diff changeset
1747 LIR_Opr _scratch;
a61af66fc99e Initial load
duke
parents:
diff changeset
1748 CodeStub* _stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1749 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1750 LIR_OpLock(LIR_Code code, LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub, CodeEmitInfo* info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1751 : LIR_Op(code, LIR_OprFact::illegalOpr, info)
a61af66fc99e Initial load
duke
parents:
diff changeset
1752 , _hdr(hdr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1753 , _obj(obj)
a61af66fc99e Initial load
duke
parents:
diff changeset
1754 , _lock(lock)
a61af66fc99e Initial load
duke
parents:
diff changeset
1755 , _scratch(scratch)
a61af66fc99e Initial load
duke
parents:
diff changeset
1756 , _stub(stub) {}
a61af66fc99e Initial load
duke
parents:
diff changeset
1757
a61af66fc99e Initial load
duke
parents:
diff changeset
1758 LIR_Opr hdr_opr() const { return _hdr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1759 LIR_Opr obj_opr() const { return _obj; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1760 LIR_Opr lock_opr() const { return _lock; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1761 LIR_Opr scratch_opr() const { return _scratch; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1762 CodeStub* stub() const { return _stub; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1763
a61af66fc99e Initial load
duke
parents:
diff changeset
1764 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1765 virtual LIR_OpLock* as_OpLock() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1766 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1767 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1768
a61af66fc99e Initial load
duke
parents:
diff changeset
1769
a61af66fc99e Initial load
duke
parents:
diff changeset
1770 class LIR_OpDelay: public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1771 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1772
a61af66fc99e Initial load
duke
parents:
diff changeset
1773 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1774 LIR_Op* _op;
a61af66fc99e Initial load
duke
parents:
diff changeset
1775
a61af66fc99e Initial load
duke
parents:
diff changeset
1776 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1777 LIR_OpDelay(LIR_Op* op, CodeEmitInfo* info):
a61af66fc99e Initial load
duke
parents:
diff changeset
1778 LIR_Op(lir_delay_slot, LIR_OprFact::illegalOpr, info),
a61af66fc99e Initial load
duke
parents:
diff changeset
1779 _op(op) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1780 assert(op->code() == lir_nop || LIRFillDelaySlots, "should be filling with nops");
a61af66fc99e Initial load
duke
parents:
diff changeset
1781 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1782 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1783 virtual LIR_OpDelay* as_OpDelay() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1784 void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1785 LIR_Op* delay_op() const { return _op; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1786 CodeEmitInfo* call_info() const { return info(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1787 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1788
a61af66fc99e Initial load
duke
parents:
diff changeset
1789
a61af66fc99e Initial load
duke
parents:
diff changeset
1790 // LIR_OpCompareAndSwap
a61af66fc99e Initial load
duke
parents:
diff changeset
1791 class LIR_OpCompareAndSwap : public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1792 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1793
a61af66fc99e Initial load
duke
parents:
diff changeset
1794 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1795 LIR_Opr _addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1796 LIR_Opr _cmp_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
1797 LIR_Opr _new_value;
a61af66fc99e Initial load
duke
parents:
diff changeset
1798 LIR_Opr _tmp1;
a61af66fc99e Initial load
duke
parents:
diff changeset
1799 LIR_Opr _tmp2;
a61af66fc99e Initial load
duke
parents:
diff changeset
1800
a61af66fc99e Initial load
duke
parents:
diff changeset
1801 public:
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1802 LIR_OpCompareAndSwap(LIR_Code code, LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1803 LIR_Opr t1, LIR_Opr t2, LIR_Opr result)
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
1804 : LIR_Op(code, result, NULL) // no result, no info
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1805 , _addr(addr)
a61af66fc99e Initial load
duke
parents:
diff changeset
1806 , _cmp_value(cmp_value)
a61af66fc99e Initial load
duke
parents:
diff changeset
1807 , _new_value(new_value)
a61af66fc99e Initial load
duke
parents:
diff changeset
1808 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1809 , _tmp2(t2) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1810
a61af66fc99e Initial load
duke
parents:
diff changeset
1811 LIR_Opr addr() const { return _addr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1812 LIR_Opr cmp_value() const { return _cmp_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1813 LIR_Opr new_value() const { return _new_value; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1814 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1815 LIR_Opr tmp2() const { return _tmp2; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1816
a61af66fc99e Initial load
duke
parents:
diff changeset
1817 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1818 virtual LIR_OpCompareAndSwap * as_OpCompareAndSwap () { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1819 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1820 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1821
a61af66fc99e Initial load
duke
parents:
diff changeset
1822 // LIR_OpProfileCall
a61af66fc99e Initial load
duke
parents:
diff changeset
1823 class LIR_OpProfileCall : public LIR_Op {
a61af66fc99e Initial load
duke
parents:
diff changeset
1824 friend class LIR_OpVisitState;
a61af66fc99e Initial load
duke
parents:
diff changeset
1825
a61af66fc99e Initial load
duke
parents:
diff changeset
1826 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1827 ciMethod* _profiled_method;
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1828 int _profiled_bci;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1829 ciMethod* _profiled_callee;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1830 LIR_Opr _mdo;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1831 LIR_Opr _recv;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1832 LIR_Opr _tmp1;
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1833 ciKlass* _known_holder;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1834
a61af66fc99e Initial load
duke
parents:
diff changeset
1835 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1836 // Destroys recv
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1837 LIR_OpProfileCall(LIR_Code code, ciMethod* profiled_method, int profiled_bci, ciMethod* profiled_callee, LIR_Opr mdo, LIR_Opr recv, LIR_Opr t1, ciKlass* known_holder)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1838 : LIR_Op(code, LIR_OprFact::illegalOpr, NULL) // no result, no info
a61af66fc99e Initial load
duke
parents:
diff changeset
1839 , _profiled_method(profiled_method)
a61af66fc99e Initial load
duke
parents:
diff changeset
1840 , _profiled_bci(profiled_bci)
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1841 , _profiled_callee(profiled_callee)
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1842 , _mdo(mdo)
a61af66fc99e Initial load
duke
parents:
diff changeset
1843 , _recv(recv)
a61af66fc99e Initial load
duke
parents:
diff changeset
1844 , _tmp1(t1)
a61af66fc99e Initial load
duke
parents:
diff changeset
1845 , _known_holder(known_holder) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
1846
a61af66fc99e Initial load
duke
parents:
diff changeset
1847 ciMethod* profiled_method() const { return _profiled_method; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1848 int profiled_bci() const { return _profiled_bci; }
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
1849 ciMethod* profiled_callee() const { return _profiled_callee; }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1850 LIR_Opr mdo() const { return _mdo; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1851 LIR_Opr recv() const { return _recv; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1852 LIR_Opr tmp1() const { return _tmp1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1853 ciKlass* known_holder() const { return _known_holder; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1854
a61af66fc99e Initial load
duke
parents:
diff changeset
1855 virtual void emit_code(LIR_Assembler* masm);
a61af66fc99e Initial load
duke
parents:
diff changeset
1856 virtual LIR_OpProfileCall* as_OpProfileCall() { return this; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1857 virtual void print_instr(outputStream* out) const PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1858 };
a61af66fc99e Initial load
duke
parents:
diff changeset
1859
a61af66fc99e Initial load
duke
parents:
diff changeset
1860 class LIR_InsertionBuffer;
a61af66fc99e Initial load
duke
parents:
diff changeset
1861
a61af66fc99e Initial load
duke
parents:
diff changeset
1862 //--------------------------------LIR_List---------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1863 // Maintains a list of LIR instructions (one instance of LIR_List per basic block)
a61af66fc99e Initial load
duke
parents:
diff changeset
1864 // The LIR instructions are appended by the LIR_List class itself;
a61af66fc99e Initial load
duke
parents:
diff changeset
1865 //
a61af66fc99e Initial load
duke
parents:
diff changeset
1866 // Notes:
a61af66fc99e Initial load
duke
parents:
diff changeset
1867 // - all offsets are(should be) in bytes
a61af66fc99e Initial load
duke
parents:
diff changeset
1868 // - local positions are specified with an offset, with offset 0 being local 0
a61af66fc99e Initial load
duke
parents:
diff changeset
1869
a61af66fc99e Initial load
duke
parents:
diff changeset
1870 class LIR_List: public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
1871 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
1872 LIR_OpList _operations;
a61af66fc99e Initial load
duke
parents:
diff changeset
1873
a61af66fc99e Initial load
duke
parents:
diff changeset
1874 Compilation* _compilation;
a61af66fc99e Initial load
duke
parents:
diff changeset
1875 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
1876 BlockBegin* _block;
a61af66fc99e Initial load
duke
parents:
diff changeset
1877 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1878 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1879 const char * _file;
a61af66fc99e Initial load
duke
parents:
diff changeset
1880 int _line;
a61af66fc99e Initial load
duke
parents:
diff changeset
1881 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1882
a61af66fc99e Initial load
duke
parents:
diff changeset
1883 void append(LIR_Op* op) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1884 if (op->source() == NULL)
a61af66fc99e Initial load
duke
parents:
diff changeset
1885 op->set_source(_compilation->current_instruction());
a61af66fc99e Initial load
duke
parents:
diff changeset
1886 #ifndef PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
1887 if (PrintIRWithLIR) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1888 _compilation->maybe_print_current_instruction();
a61af66fc99e Initial load
duke
parents:
diff changeset
1889 op->print(); tty->cr();
a61af66fc99e Initial load
duke
parents:
diff changeset
1890 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1891 #endif // PRODUCT
a61af66fc99e Initial load
duke
parents:
diff changeset
1892
a61af66fc99e Initial load
duke
parents:
diff changeset
1893 _operations.append(op);
a61af66fc99e Initial load
duke
parents:
diff changeset
1894
a61af66fc99e Initial load
duke
parents:
diff changeset
1895 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1896 op->verify();
a61af66fc99e Initial load
duke
parents:
diff changeset
1897 op->set_file_and_line(_file, _line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1898 _file = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1899 _line = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
1900 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1901 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1902
a61af66fc99e Initial load
duke
parents:
diff changeset
1903 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
1904 LIR_List(Compilation* compilation, BlockBegin* block = NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
1905
a61af66fc99e Initial load
duke
parents:
diff changeset
1906 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
1907 void set_file_and_line(const char * file, int line);
a61af66fc99e Initial load
duke
parents:
diff changeset
1908 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
1909
a61af66fc99e Initial load
duke
parents:
diff changeset
1910 //---------- accessors ---------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1911 LIR_OpList* instructions_list() { return &_operations; }
a61af66fc99e Initial load
duke
parents:
diff changeset
1912 int length() const { return _operations.length(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1913 LIR_Op* at(int i) const { return _operations.at(i); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1914
a61af66fc99e Initial load
duke
parents:
diff changeset
1915 NOT_PRODUCT(BlockBegin* block() const { return _block; });
a61af66fc99e Initial load
duke
parents:
diff changeset
1916
a61af66fc99e Initial load
duke
parents:
diff changeset
1917 // insert LIR_Ops in buffer to right places in LIR_List
a61af66fc99e Initial load
duke
parents:
diff changeset
1918 void append(LIR_InsertionBuffer* buffer);
a61af66fc99e Initial load
duke
parents:
diff changeset
1919
a61af66fc99e Initial load
duke
parents:
diff changeset
1920 //---------- mutators ---------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1921 void insert_before(int i, LIR_List* op_list) { _operations.insert_before(i, op_list->instructions_list()); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1922 void insert_before(int i, LIR_Op* op) { _operations.insert_before(i, op); }
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1923 void remove_at(int i) { _operations.remove_at(i); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1924
a61af66fc99e Initial load
duke
parents:
diff changeset
1925 //---------- printing -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1926 void print_instructions() PRODUCT_RETURN;
a61af66fc99e Initial load
duke
parents:
diff changeset
1927
a61af66fc99e Initial load
duke
parents:
diff changeset
1928
a61af66fc99e Initial load
duke
parents:
diff changeset
1929 //---------- instructions -------------
a61af66fc99e Initial load
duke
parents:
diff changeset
1930 void call_opt_virtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1931 address dest, LIR_OprList* arguments,
a61af66fc99e Initial load
duke
parents:
diff changeset
1932 CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1933 append(new LIR_OpJavaCall(lir_optvirtual_call, method, receiver, result, dest, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
1934 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1935 void call_static(ciMethod* method, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1936 address dest, LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1937 append(new LIR_OpJavaCall(lir_static_call, method, LIR_OprFact::illegalOpr, result, dest, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
1938 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1939 void call_icvirtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1940 address dest, LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1941 append(new LIR_OpJavaCall(lir_icvirtual_call, method, receiver, result, dest, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
1942 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1943 void call_virtual(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1944 intptr_t vtable_offset, LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1945 append(new LIR_OpJavaCall(lir_virtual_call, method, receiver, result, vtable_offset, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
1946 }
1295
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1947 void call_dynamic(ciMethod* method, LIR_Opr receiver, LIR_Opr result,
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1948 address dest, LIR_OprList* arguments, CodeEmitInfo* info) {
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1949 append(new LIR_OpJavaCall(lir_dynamic_call, method, receiver, result, dest, arguments, info));
3cf667df43ef 6919934: JSR 292 needs to support x86 C1
twisti
parents: 1175
diff changeset
1950 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1951
a61af66fc99e Initial load
duke
parents:
diff changeset
1952 void get_thread(LIR_Opr result) { append(new LIR_Op0(lir_get_thread, result)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1953 void word_align() { append(new LIR_Op0(lir_word_align)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1954 void membar() { append(new LIR_Op0(lir_membar)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1955 void membar_acquire() { append(new LIR_Op0(lir_membar_acquire)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1956 void membar_release() { append(new LIR_Op0(lir_membar_release)); }
4966
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
1957 void membar_loadload() { append(new LIR_Op0(lir_membar_loadload)); }
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
1958 void membar_storestore() { append(new LIR_Op0(lir_membar_storestore)); }
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
1959 void membar_loadstore() { append(new LIR_Op0(lir_membar_loadstore)); }
701a83c86f28 7120481: storeStore barrier in constructor with final field
jiangli
parents: 4816
diff changeset
1960 void membar_storeload() { append(new LIR_Op0(lir_membar_storeload)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1961
a61af66fc99e Initial load
duke
parents:
diff changeset
1962 void nop() { append(new LIR_Op0(lir_nop)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1963 void build_frame() { append(new LIR_Op0(lir_build_frame)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1964
a61af66fc99e Initial load
duke
parents:
diff changeset
1965 void std_entry(LIR_Opr receiver) { append(new LIR_Op0(lir_std_entry, receiver)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1966 void osr_entry(LIR_Opr osrPointer) { append(new LIR_Op0(lir_osr_entry, osrPointer)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1967
a61af66fc99e Initial load
duke
parents:
diff changeset
1968 void branch_destination(Label* lbl) { append(new LIR_OpLabel(lbl)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1969
a61af66fc99e Initial load
duke
parents:
diff changeset
1970 void negate(LIR_Opr from, LIR_Opr to) { append(new LIR_Op1(lir_neg, from, to)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1971 void leal(LIR_Opr from, LIR_Opr result_reg) { append(new LIR_Op1(lir_leal, from, result_reg)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1972
a61af66fc99e Initial load
duke
parents:
diff changeset
1973 // result is a stack location for old backend and vreg for UseLinearScan
a61af66fc99e Initial load
duke
parents:
diff changeset
1974 // stack_loc_temp is an illegal register for old backend
a61af66fc99e Initial load
duke
parents:
diff changeset
1975 void roundfp(LIR_Opr reg, LIR_Opr stack_loc_temp, LIR_Opr result) { append(new LIR_OpRoundFP(reg, stack_loc_temp, result)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1976 void unaligned_move(LIR_Address* src, LIR_Opr dst) { append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, dst->type(), lir_patch_none, NULL, lir_move_unaligned)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1977 void unaligned_move(LIR_Opr src, LIR_Address* dst) { append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), src->type(), lir_patch_none, NULL, lir_move_unaligned)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1978 void unaligned_move(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, NULL, lir_move_unaligned)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1979 void move(LIR_Opr src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1980 void move(LIR_Address* src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, src->type(), lir_patch_none, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1981 void move(LIR_Opr src, LIR_Address* dst, CodeEmitInfo* info = NULL) { append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), dst->type(), lir_patch_none, info)); }
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1982 void move_wide(LIR_Address* src, LIR_Opr dst, CodeEmitInfo* info = NULL) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1983 if (UseCompressedOops) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1984 append(new LIR_Op1(lir_move, LIR_OprFact::address(src), dst, src->type(), lir_patch_none, info, lir_move_wide));
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1985 } else {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1986 move(src, dst, info);
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1987 }
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1988 }
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1989 void move_wide(LIR_Opr src, LIR_Address* dst, CodeEmitInfo* info = NULL) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1990 if (UseCompressedOops) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1991 append(new LIR_Op1(lir_move, src, LIR_OprFact::address(dst), dst->type(), lir_patch_none, info, lir_move_wide));
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1992 } else {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1993 move(src, dst, info);
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1994 }
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1995 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1996 void volatile_move(LIR_Opr src, LIR_Opr dst, BasicType type, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none) { append(new LIR_Op1(lir_move, src, dst, type, patch_code, info, lir_move_volatile)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1997
a61af66fc99e Initial load
duke
parents:
diff changeset
1998 void oop2reg (jobject o, LIR_Opr reg) { append(new LIR_Op1(lir_move, LIR_OprFact::oopConst(o), reg)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
1999 void oop2reg_patch(jobject o, LIR_Opr reg, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2000
a61af66fc99e Initial load
duke
parents:
diff changeset
2001 void return_op(LIR_Opr result) { append(new LIR_Op1(lir_return, result)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2002
a61af66fc99e Initial load
duke
parents:
diff changeset
2003 void safepoint(LIR_Opr tmp, CodeEmitInfo* info) { append(new LIR_Op1(lir_safepoint, tmp, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2004
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2005 #ifdef PPC
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2006 void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_OpConvert(code, left, dst, NULL, tmp1, tmp2)); }
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2007 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2008 void convert(Bytecodes::Code code, LIR_Opr left, LIR_Opr dst, ConversionStub* stub = NULL/*, bool is_32bit = false*/) { append(new LIR_OpConvert(code, left, dst, stub)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2009
a61af66fc99e Initial load
duke
parents:
diff changeset
2010 void logical_and (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_and, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2011 void logical_or (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_or, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2012 void logical_xor (LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_logic_xor, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2013
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2014 void pack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_pack64, src, dst, T_LONG, lir_patch_none, NULL)); }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2015 void unpack64(LIR_Opr src, LIR_Opr dst) { append(new LIR_Op1(lir_unpack64, src, dst, T_LONG, lir_patch_none, NULL)); }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2016
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2017 void null_check(LIR_Opr opr, CodeEmitInfo* info) { append(new LIR_Op1(lir_null_check, opr, info)); }
1378
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2018 void throw_exception(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2019 append(new LIR_Op2(lir_throw, exceptionPC, exceptionOop, LIR_OprFact::illegalOpr, info));
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2020 }
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2021 void unwind_exception(LIR_Opr exceptionOop) {
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2022 append(new LIR_Op1(lir_unwind, exceptionOop));
9f5b60a14736 6939930: exception unwind changes in 6919934 hurts compilation speed
never
parents: 1297
diff changeset
2023 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2024
a61af66fc99e Initial load
duke
parents:
diff changeset
2025 void compare_to (LIR_Opr left, LIR_Opr right, LIR_Opr dst) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2026 append(new LIR_Op2(lir_compare_to, left, right, dst));
a61af66fc99e Initial load
duke
parents:
diff changeset
2027 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2028
a61af66fc99e Initial load
duke
parents:
diff changeset
2029 void push(LIR_Opr opr) { append(new LIR_Op1(lir_push, opr)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2030 void pop(LIR_Opr reg) { append(new LIR_Op1(lir_pop, reg)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2031
a61af66fc99e Initial load
duke
parents:
diff changeset
2032 void cmp(LIR_Condition condition, LIR_Opr left, LIR_Opr right, CodeEmitInfo* info = NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2033 append(new LIR_Op2(lir_cmp, condition, left, right, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2034 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2035 void cmp(LIR_Condition condition, LIR_Opr left, int right, CodeEmitInfo* info = NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2036 cmp(condition, left, LIR_OprFact::intConst(right), info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2037 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2038
a61af66fc99e Initial load
duke
parents:
diff changeset
2039 void cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2040 void cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Address* addr, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2041
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
2042 void cmove(LIR_Condition condition, LIR_Opr src1, LIR_Opr src2, LIR_Opr dst, BasicType type) {
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2002
diff changeset
2043 append(new LIR_Op2(lir_cmove, condition, src1, src2, dst, type));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2044 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2045
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2046 void cas_long(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2047 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2048 void cas_obj(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2049 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2050 void cas_int(LIR_Opr addr, LIR_Opr cmp_value, LIR_Opr new_value,
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2051 LIR_Opr t1, LIR_Opr t2, LIR_Opr result = LIR_OprFact::illegalOpr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2052
a61af66fc99e Initial load
duke
parents:
diff changeset
2053 void abs (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_abs , from, tmp, to)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2054 void sqrt(LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_sqrt, from, tmp, to)); }
953
ff1a29907b6c 6855215: Calculation error (NaN) after about 1500 calculations
never
parents: 337
diff changeset
2055 void log (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_log, from, LIR_OprFact::illegalOpr, to, tmp)); }
ff1a29907b6c 6855215: Calculation error (NaN) after about 1500 calculations
never
parents: 337
diff changeset
2056 void log10 (LIR_Opr from, LIR_Opr to, LIR_Opr tmp) { append(new LIR_Op2(lir_log10, from, LIR_OprFact::illegalOpr, to, tmp)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2057 void sin (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_sin , from, tmp1, to, tmp2)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2058 void cos (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_cos , from, tmp1, to, tmp2)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2059 void tan (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2) { append(new LIR_Op2(lir_tan , from, tmp1, to, tmp2)); }
6084
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
2060 void exp (LIR_Opr from, LIR_Opr to, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, LIR_Opr tmp4, LIR_Opr tmp5) { append(new LIR_Op2(lir_exp , from, tmp1, to, tmp2, tmp3, tmp4, tmp5)); }
6759698e3140 7133857: exp() and pow() should use the x87 ISA on x86
roland
parents: 4966
diff changeset
2061 void pow (LIR_Opr arg1, LIR_Opr arg2, LIR_Opr res, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, LIR_Opr tmp4, LIR_Opr tmp5) { append(new LIR_Op2(lir_pow, arg1, arg2, res, tmp1, tmp2, tmp3, tmp4, tmp5)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2062
a61af66fc99e Initial load
duke
parents:
diff changeset
2063 void add (LIR_Opr left, LIR_Opr right, LIR_Opr res) { append(new LIR_Op2(lir_add, left, right, res)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2064 void sub (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_sub, left, right, res, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2065 void mul (LIR_Opr left, LIR_Opr right, LIR_Opr res) { append(new LIR_Op2(lir_mul, left, right, res)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2066 void mul_strictfp (LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_mul_strictfp, left, right, res, tmp)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2067 void div (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_div, left, right, res, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2068 void div_strictfp (LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp) { append(new LIR_Op2(lir_div_strictfp, left, right, res, tmp)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2069 void rem (LIR_Opr left, LIR_Opr right, LIR_Opr res, CodeEmitInfo* info = NULL) { append(new LIR_Op2(lir_rem, left, right, res, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2070
a61af66fc99e Initial load
duke
parents:
diff changeset
2071 void volatile_load_mem_reg(LIR_Address* address, LIR_Opr dst, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2072 void volatile_load_unsafe_reg(LIR_Opr base, LIR_Opr offset, LIR_Opr dst, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code);
a61af66fc99e Initial load
duke
parents:
diff changeset
2073
a61af66fc99e Initial load
duke
parents:
diff changeset
2074 void load(LIR_Address* addr, LIR_Opr src, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2075
a61af66fc99e Initial load
duke
parents:
diff changeset
2076 void prefetch(LIR_Address* addr, bool is_store);
a61af66fc99e Initial load
duke
parents:
diff changeset
2077
a61af66fc99e Initial load
duke
parents:
diff changeset
2078 void store_mem_int(jint v, LIR_Opr base, int offset_in_bytes, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2079 void store_mem_oop(jobject o, LIR_Opr base, int offset_in_bytes, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2080 void store(LIR_Opr src, LIR_Address* addr, CodeEmitInfo* info = NULL, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2081 void volatile_store_mem_reg(LIR_Opr src, LIR_Address* address, CodeEmitInfo* info, LIR_PatchCode patch_code = lir_patch_none);
a61af66fc99e Initial load
duke
parents:
diff changeset
2082 void volatile_store_unsafe_reg(LIR_Opr src, LIR_Opr base, LIR_Opr offset, BasicType type, CodeEmitInfo* info, LIR_PatchCode patch_code);
a61af66fc99e Initial load
duke
parents:
diff changeset
2083
a61af66fc99e Initial load
duke
parents:
diff changeset
2084 void idiv(LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2085 void idiv(LIR_Opr left, int right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2086 void irem(LIR_Opr left, LIR_Opr right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2087 void irem(LIR_Opr left, int right, LIR_Opr res, LIR_Opr tmp, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2088
a61af66fc99e Initial load
duke
parents:
diff changeset
2089 void allocate_object(LIR_Opr dst, LIR_Opr t1, LIR_Opr t2, LIR_Opr t3, LIR_Opr t4, int header_size, int object_size, LIR_Opr klass, bool init_check, CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
2090 void allocate_array(LIR_Opr dst, LIR_Opr len, LIR_Opr t1,LIR_Opr t2, LIR_Opr t3,LIR_Opr t4, BasicType type, LIR_Opr klass, CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
2091
a61af66fc99e Initial load
duke
parents:
diff changeset
2092 // jump is an unconditional branch
a61af66fc99e Initial load
duke
parents:
diff changeset
2093 void jump(BlockBegin* block) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2094 append(new LIR_OpBranch(lir_cond_always, T_ILLEGAL, block));
a61af66fc99e Initial load
duke
parents:
diff changeset
2095 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2096 void jump(CodeStub* stub) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2097 append(new LIR_OpBranch(lir_cond_always, T_ILLEGAL, stub));
a61af66fc99e Initial load
duke
parents:
diff changeset
2098 }
4816
9164b8236699 7131028: Switch statement takes wrong path
iveresov
parents: 3957
diff changeset
2099 void branch(LIR_Condition cond, BasicType type, Label* lbl) { append(new LIR_OpBranch(cond, type, lbl)); }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2100 void branch(LIR_Condition cond, BasicType type, BlockBegin* block) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2101 assert(type != T_FLOAT && type != T_DOUBLE, "no fp comparisons");
a61af66fc99e Initial load
duke
parents:
diff changeset
2102 append(new LIR_OpBranch(cond, type, block));
a61af66fc99e Initial load
duke
parents:
diff changeset
2103 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2104 void branch(LIR_Condition cond, BasicType type, CodeStub* stub) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2105 assert(type != T_FLOAT && type != T_DOUBLE, "no fp comparisons");
a61af66fc99e Initial load
duke
parents:
diff changeset
2106 append(new LIR_OpBranch(cond, type, stub));
a61af66fc99e Initial load
duke
parents:
diff changeset
2107 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2108 void branch(LIR_Condition cond, BasicType type, BlockBegin* block, BlockBegin* unordered) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2109 assert(type == T_FLOAT || type == T_DOUBLE, "fp comparisons only");
a61af66fc99e Initial load
duke
parents:
diff changeset
2110 append(new LIR_OpBranch(cond, type, block, unordered));
a61af66fc99e Initial load
duke
parents:
diff changeset
2111 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2112
a61af66fc99e Initial load
duke
parents:
diff changeset
2113 void shift_left(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
2114 void shift_right(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
2115 void unsigned_shift_right(LIR_Opr value, LIR_Opr count, LIR_Opr dst, LIR_Opr tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
2116
a61af66fc99e Initial load
duke
parents:
diff changeset
2117 void shift_left(LIR_Opr value, int count, LIR_Opr dst) { shift_left(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2118 void shift_right(LIR_Opr value, int count, LIR_Opr dst) { shift_right(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2119 void unsigned_shift_right(LIR_Opr value, int count, LIR_Opr dst) { unsigned_shift_right(value, LIR_OprFact::intConst(count), dst, LIR_OprFact::illegalOpr); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2120
a61af66fc99e Initial load
duke
parents:
diff changeset
2121 void lcmp2int(LIR_Opr left, LIR_Opr right, LIR_Opr dst) { append(new LIR_Op2(lir_cmp_l2i, left, right, dst)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2122 void fcmp2int(LIR_Opr left, LIR_Opr right, LIR_Opr dst, bool is_unordered_less);
a61af66fc99e Initial load
duke
parents:
diff changeset
2123
a61af66fc99e Initial load
duke
parents:
diff changeset
2124 void call_runtime_leaf(address routine, LIR_Opr tmp, LIR_Opr result, LIR_OprList* arguments) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2125 append(new LIR_OpRTCall(routine, tmp, result, arguments));
a61af66fc99e Initial load
duke
parents:
diff changeset
2126 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2127
a61af66fc99e Initial load
duke
parents:
diff changeset
2128 void call_runtime(address routine, LIR_Opr tmp, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
2129 LIR_OprList* arguments, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2130 append(new LIR_OpRTCall(routine, tmp, result, arguments, info));
a61af66fc99e Initial load
duke
parents:
diff changeset
2131 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2132
a61af66fc99e Initial load
duke
parents:
diff changeset
2133 void load_stack_address_monitor(int monitor_ix, LIR_Opr dst) { append(new LIR_Op1(lir_monaddr, LIR_OprFact::intConst(monitor_ix), dst)); }
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
2134 void unlock_object(LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2135 void lock_object(LIR_Opr hdr, LIR_Opr obj, LIR_Opr lock, LIR_Opr scratch, CodeStub* stub, CodeEmitInfo* info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2136
a61af66fc99e Initial load
duke
parents:
diff changeset
2137 void set_24bit_fpu() { append(new LIR_Op0(lir_24bit_FPU )); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2138 void restore_fpu() { append(new LIR_Op0(lir_reset_FPU )); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2139 void breakpoint() { append(new LIR_Op0(lir_breakpoint)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2140
a61af66fc99e Initial load
duke
parents:
diff changeset
2141 void arraycopy(LIR_Opr src, LIR_Opr src_pos, LIR_Opr dst, LIR_Opr dst_pos, LIR_Opr length, LIR_Opr tmp, ciArrayKlass* expected_type, int flags, CodeEmitInfo* info) { append(new LIR_OpArrayCopy(src, src_pos, dst, dst_pos, length, tmp, expected_type, flags, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2142
a61af66fc99e Initial load
duke
parents:
diff changeset
2143 void fpop_raw() { append(new LIR_Op0(lir_fpop_raw)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2144
1791
3a294e483abc 6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents: 1783
diff changeset
2145 void instanceof(LIR_Opr result, LIR_Opr object, ciKlass* klass, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check, CodeEmitInfo* info_for_patch, ciMethod* profiled_method, int profiled_bci);
3957
5cceda753a4a 7091764: Tiered: enable aastore profiling
iveresov
parents: 2446
diff changeset
2146 void store_check(LIR_Opr object, LIR_Opr array, LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, CodeEmitInfo* info_for_exception, ciMethod* profiled_method, int profiled_bci);
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2147
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2148 void checkcast (LIR_Opr result, LIR_Opr object, ciKlass* klass,
a61af66fc99e Initial load
duke
parents:
diff changeset
2149 LIR_Opr tmp1, LIR_Opr tmp2, LIR_Opr tmp3, bool fast_check,
a61af66fc99e Initial load
duke
parents:
diff changeset
2150 CodeEmitInfo* info_for_exception, CodeEmitInfo* info_for_patch, CodeStub* stub,
a61af66fc99e Initial load
duke
parents:
diff changeset
2151 ciMethod* profiled_method, int profiled_bci);
a61af66fc99e Initial load
duke
parents:
diff changeset
2152 // methodDataOop profiling
6266
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
2153 void profile_call(ciMethod* method, int bci, ciMethod* callee, LIR_Opr mdo, LIR_Opr recv, LIR_Opr t1, ciKlass* cha_klass) {
1d7922586cf6 7023639: JSR 292 method handle invocation needs a fast path for compiled code
twisti
parents: 6084
diff changeset
2154 append(new LIR_OpProfileCall(lir_profile_call, method, bci, callee, mdo, recv, t1, cha_klass));
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
2155 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2156 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2157
a61af66fc99e Initial load
duke
parents:
diff changeset
2158 void print_LIR(BlockList* blocks);
a61af66fc99e Initial load
duke
parents:
diff changeset
2159
a61af66fc99e Initial load
duke
parents:
diff changeset
2160 class LIR_InsertionBuffer : public CompilationResourceObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
2161 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
2162 LIR_List* _lir; // the lir list where ops of this buffer should be inserted later (NULL when uninitialized)
a61af66fc99e Initial load
duke
parents:
diff changeset
2163
a61af66fc99e Initial load
duke
parents:
diff changeset
2164 // list of insertion points. index and count are stored alternately:
a61af66fc99e Initial load
duke
parents:
diff changeset
2165 // _index_and_count[i * 2]: the index into lir list where "count" ops should be inserted
a61af66fc99e Initial load
duke
parents:
diff changeset
2166 // _index_and_count[i * 2 + 1]: the number of ops to be inserted at index
a61af66fc99e Initial load
duke
parents:
diff changeset
2167 intStack _index_and_count;
a61af66fc99e Initial load
duke
parents:
diff changeset
2168
a61af66fc99e Initial load
duke
parents:
diff changeset
2169 // the LIR_Ops to be inserted
a61af66fc99e Initial load
duke
parents:
diff changeset
2170 LIR_OpList _ops;
a61af66fc99e Initial load
duke
parents:
diff changeset
2171
a61af66fc99e Initial load
duke
parents:
diff changeset
2172 void append_new(int index, int count) { _index_and_count.append(index); _index_and_count.append(count); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2173 void set_index_at(int i, int value) { _index_and_count.at_put((i << 1), value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2174 void set_count_at(int i, int value) { _index_and_count.at_put((i << 1) + 1, value); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2175
a61af66fc99e Initial load
duke
parents:
diff changeset
2176 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2177 void verify();
a61af66fc99e Initial load
duke
parents:
diff changeset
2178 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2179 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
2180 LIR_InsertionBuffer() : _lir(NULL), _index_and_count(8), _ops(8) { }
a61af66fc99e Initial load
duke
parents:
diff changeset
2181
a61af66fc99e Initial load
duke
parents:
diff changeset
2182 // must be called before using the insertion buffer
a61af66fc99e Initial load
duke
parents:
diff changeset
2183 void init(LIR_List* lir) { assert(!initialized(), "already initialized"); _lir = lir; _index_and_count.clear(); _ops.clear(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2184 bool initialized() const { return _lir != NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2185 // called automatically when the buffer is appended to the LIR_List
a61af66fc99e Initial load
duke
parents:
diff changeset
2186 void finish() { _lir = NULL; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2187
a61af66fc99e Initial load
duke
parents:
diff changeset
2188 // accessors
a61af66fc99e Initial load
duke
parents:
diff changeset
2189 LIR_List* lir_list() const { return _lir; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2190 int number_of_insertion_points() const { return _index_and_count.length() >> 1; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2191 int index_at(int i) const { return _index_and_count.at((i << 1)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2192 int count_at(int i) const { return _index_and_count.at((i << 1) + 1); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2193
a61af66fc99e Initial load
duke
parents:
diff changeset
2194 int number_of_ops() const { return _ops.length(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2195 LIR_Op* op_at(int i) const { return _ops.at(i); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2196
a61af66fc99e Initial load
duke
parents:
diff changeset
2197 // append an instruction to the buffer
a61af66fc99e Initial load
duke
parents:
diff changeset
2198 void append(int index, LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
2199
a61af66fc99e Initial load
duke
parents:
diff changeset
2200 // instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
2201 void move(int index, LIR_Opr src, LIR_Opr dst, CodeEmitInfo* info = NULL) { append(index, new LIR_Op1(lir_move, src, dst, dst->type(), lir_patch_none, info)); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2202 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2203
a61af66fc99e Initial load
duke
parents:
diff changeset
2204
a61af66fc99e Initial load
duke
parents:
diff changeset
2205 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2206 // LIR_OpVisitState is used for manipulating LIR_Ops in an abstract way.
a61af66fc99e Initial load
duke
parents:
diff changeset
2207 // Calling a LIR_Op's visit function with a LIR_OpVisitState causes
a61af66fc99e Initial load
duke
parents:
diff changeset
2208 // information about the input, output and temporaries used by the
a61af66fc99e Initial load
duke
parents:
diff changeset
2209 // op to be recorded. It also records whether the op has call semantics
a61af66fc99e Initial load
duke
parents:
diff changeset
2210 // and also records all the CodeEmitInfos used by this op.
a61af66fc99e Initial load
duke
parents:
diff changeset
2211 //
a61af66fc99e Initial load
duke
parents:
diff changeset
2212
a61af66fc99e Initial load
duke
parents:
diff changeset
2213
a61af66fc99e Initial load
duke
parents:
diff changeset
2214 class LIR_OpVisitState: public StackObj {
a61af66fc99e Initial load
duke
parents:
diff changeset
2215 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
2216 typedef enum { inputMode, firstMode = inputMode, tempMode, outputMode, numModes, invalidMode = -1 } OprMode;
a61af66fc99e Initial load
duke
parents:
diff changeset
2217
a61af66fc99e Initial load
duke
parents:
diff changeset
2218 enum {
1175
614b7e3a9f48 6879943: CTW failure jdk6_18/hotspot/src/share/vm/c1/c1_LIR.hpp:2029
never
parents: 953
diff changeset
2219 maxNumberOfOperands = 16,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
2220 maxNumberOfInfos = 4
a61af66fc99e Initial load
duke
parents:
diff changeset
2221 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2222
a61af66fc99e Initial load
duke
parents:
diff changeset
2223 private:
a61af66fc99e Initial load
duke
parents:
diff changeset
2224 LIR_Op* _op;
a61af66fc99e Initial load
duke
parents:
diff changeset
2225
a61af66fc99e Initial load
duke
parents:
diff changeset
2226 // optimization: the operands and infos are not stored in a variable-length
a61af66fc99e Initial load
duke
parents:
diff changeset
2227 // list, but in a fixed-size array to save time of size checks and resizing
a61af66fc99e Initial load
duke
parents:
diff changeset
2228 int _oprs_len[numModes];
a61af66fc99e Initial load
duke
parents:
diff changeset
2229 LIR_Opr* _oprs_new[numModes][maxNumberOfOperands];
a61af66fc99e Initial load
duke
parents:
diff changeset
2230 int _info_len;
a61af66fc99e Initial load
duke
parents:
diff changeset
2231 CodeEmitInfo* _info_new[maxNumberOfInfos];
a61af66fc99e Initial load
duke
parents:
diff changeset
2232
a61af66fc99e Initial load
duke
parents:
diff changeset
2233 bool _has_call;
a61af66fc99e Initial load
duke
parents:
diff changeset
2234 bool _has_slow_case;
a61af66fc99e Initial load
duke
parents:
diff changeset
2235
a61af66fc99e Initial load
duke
parents:
diff changeset
2236
a61af66fc99e Initial load
duke
parents:
diff changeset
2237 // only include register operands
a61af66fc99e Initial load
duke
parents:
diff changeset
2238 // addresses are decomposed to the base and index registers
a61af66fc99e Initial load
duke
parents:
diff changeset
2239 // constants and stack operands are ignored
a61af66fc99e Initial load
duke
parents:
diff changeset
2240 void append(LIR_Opr& opr, OprMode mode) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2241 assert(opr->is_valid(), "should not call this otherwise");
a61af66fc99e Initial load
duke
parents:
diff changeset
2242 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2243
a61af66fc99e Initial load
duke
parents:
diff changeset
2244 if (opr->is_register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2245 assert(_oprs_len[mode] < maxNumberOfOperands, "array overflow");
a61af66fc99e Initial load
duke
parents:
diff changeset
2246 _oprs_new[mode][_oprs_len[mode]++] = &opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
2247
a61af66fc99e Initial load
duke
parents:
diff changeset
2248 } else if (opr->is_pointer()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2249 LIR_Address* address = opr->as_address_ptr();
a61af66fc99e Initial load
duke
parents:
diff changeset
2250 if (address != NULL) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2251 // special handling for addresses: add base and index register of the address
a61af66fc99e Initial load
duke
parents:
diff changeset
2252 // both are always input operands!
a61af66fc99e Initial load
duke
parents:
diff changeset
2253 if (address->_base->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2254 assert(address->_base->is_register(), "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
2255 assert(_oprs_len[inputMode] < maxNumberOfOperands, "array overflow");
a61af66fc99e Initial load
duke
parents:
diff changeset
2256 _oprs_new[inputMode][_oprs_len[inputMode]++] = &address->_base;
a61af66fc99e Initial load
duke
parents:
diff changeset
2257 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2258 if (address->_index->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2259 assert(address->_index->is_register(), "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
2260 assert(_oprs_len[inputMode] < maxNumberOfOperands, "array overflow");
a61af66fc99e Initial load
duke
parents:
diff changeset
2261 _oprs_new[inputMode][_oprs_len[inputMode]++] = &address->_index;
a61af66fc99e Initial load
duke
parents:
diff changeset
2262 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2263
a61af66fc99e Initial load
duke
parents:
diff changeset
2264 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2265 assert(opr->is_constant(), "constant operands are not processed");
a61af66fc99e Initial load
duke
parents:
diff changeset
2266 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2267 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
2268 assert(opr->is_stack(), "stack operands are not processed");
a61af66fc99e Initial load
duke
parents:
diff changeset
2269 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2270 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2271
a61af66fc99e Initial load
duke
parents:
diff changeset
2272 void append(CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2273 assert(info != NULL, "should not call this otherwise");
a61af66fc99e Initial load
duke
parents:
diff changeset
2274 assert(_info_len < maxNumberOfInfos, "array overflow");
a61af66fc99e Initial load
duke
parents:
diff changeset
2275 _info_new[_info_len++] = info;
a61af66fc99e Initial load
duke
parents:
diff changeset
2276 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2277
a61af66fc99e Initial load
duke
parents:
diff changeset
2278 public:
a61af66fc99e Initial load
duke
parents:
diff changeset
2279 LIR_OpVisitState() { reset(); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2280
a61af66fc99e Initial load
duke
parents:
diff changeset
2281 LIR_Op* op() const { return _op; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2282 void set_op(LIR_Op* op) { reset(); _op = op; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2283
a61af66fc99e Initial load
duke
parents:
diff changeset
2284 bool has_call() const { return _has_call; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2285 bool has_slow_case() const { return _has_slow_case; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2286
a61af66fc99e Initial load
duke
parents:
diff changeset
2287 void reset() {
a61af66fc99e Initial load
duke
parents:
diff changeset
2288 _op = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
2289 _has_call = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2290 _has_slow_case = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
2291
a61af66fc99e Initial load
duke
parents:
diff changeset
2292 _oprs_len[inputMode] = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2293 _oprs_len[tempMode] = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2294 _oprs_len[outputMode] = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2295 _info_len = 0;
a61af66fc99e Initial load
duke
parents:
diff changeset
2296 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2297
a61af66fc99e Initial load
duke
parents:
diff changeset
2298
a61af66fc99e Initial load
duke
parents:
diff changeset
2299 int opr_count(OprMode mode) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2300 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2301 return _oprs_len[mode];
a61af66fc99e Initial load
duke
parents:
diff changeset
2302 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2303
a61af66fc99e Initial load
duke
parents:
diff changeset
2304 LIR_Opr opr_at(OprMode mode, int index) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2305 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2306 assert(index >= 0 && index < _oprs_len[mode], "index out of bound");
a61af66fc99e Initial load
duke
parents:
diff changeset
2307 return *_oprs_new[mode][index];
a61af66fc99e Initial load
duke
parents:
diff changeset
2308 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2309
a61af66fc99e Initial load
duke
parents:
diff changeset
2310 void set_opr_at(OprMode mode, int index, LIR_Opr opr) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2311 assert(mode >= 0 && mode < numModes, "bad mode");
a61af66fc99e Initial load
duke
parents:
diff changeset
2312 assert(index >= 0 && index < _oprs_len[mode], "index out of bound");
a61af66fc99e Initial load
duke
parents:
diff changeset
2313 *_oprs_new[mode][index] = opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
2314 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2315
a61af66fc99e Initial load
duke
parents:
diff changeset
2316 int info_count() const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2317 return _info_len;
a61af66fc99e Initial load
duke
parents:
diff changeset
2318 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2319
a61af66fc99e Initial load
duke
parents:
diff changeset
2320 CodeEmitInfo* info_at(int index) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
2321 assert(index < _info_len, "index out of bounds");
a61af66fc99e Initial load
duke
parents:
diff changeset
2322 return _info_new[index];
a61af66fc99e Initial load
duke
parents:
diff changeset
2323 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2324
a61af66fc99e Initial load
duke
parents:
diff changeset
2325 XHandlers* all_xhandler();
a61af66fc99e Initial load
duke
parents:
diff changeset
2326
a61af66fc99e Initial load
duke
parents:
diff changeset
2327 // collects all register operands of the instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
2328 void visit(LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
2329
a61af66fc99e Initial load
duke
parents:
diff changeset
2330 #if ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
2331 // check that an operation has no operands
a61af66fc99e Initial load
duke
parents:
diff changeset
2332 bool no_operands(LIR_Op* op);
a61af66fc99e Initial load
duke
parents:
diff changeset
2333 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
2334
a61af66fc99e Initial load
duke
parents:
diff changeset
2335 // LIR_Op visitor functions use these to fill in the state
a61af66fc99e Initial load
duke
parents:
diff changeset
2336 void do_input(LIR_Opr& opr) { append(opr, LIR_OpVisitState::inputMode); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2337 void do_output(LIR_Opr& opr) { append(opr, LIR_OpVisitState::outputMode); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2338 void do_temp(LIR_Opr& opr) { append(opr, LIR_OpVisitState::tempMode); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2339 void do_info(CodeEmitInfo* info) { append(info); }
a61af66fc99e Initial load
duke
parents:
diff changeset
2340
a61af66fc99e Initial load
duke
parents:
diff changeset
2341 void do_stub(CodeStub* stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
2342 void do_call() { _has_call = true; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2343 void do_slow_case() { _has_slow_case = true; }
a61af66fc99e Initial load
duke
parents:
diff changeset
2344 void do_slow_case(CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
2345 _has_slow_case = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
2346 append(info);
a61af66fc99e Initial load
duke
parents:
diff changeset
2347 }
a61af66fc99e Initial load
duke
parents:
diff changeset
2348 };
a61af66fc99e Initial load
duke
parents:
diff changeset
2349
a61af66fc99e Initial load
duke
parents:
diff changeset
2350
a61af66fc99e Initial load
duke
parents:
diff changeset
2351 inline LIR_Opr LIR_OprDesc::illegalOpr() { return LIR_OprFact::illegalOpr; };
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
2352
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1816
diff changeset
2353 #endif // SHARE_VM_C1_C1_LIR_HPP