annotate src/cpu/x86/vm/c1_LIRGenerator_x86.cpp @ 3957:5cceda753a4a

7091764: Tiered: enable aastore profiling Summary: Turn on aastore profiling Reviewed-by: jrose, twisti
author iveresov
date Mon, 19 Sep 2011 15:21:03 -0700
parents e1162778c1c8
children 6759698e3140
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1 /*
2169
f966c66b5463 7014247: CTW fails when compile sun/misc/AtomicLongCSImpl (REMOVED from JDK7)
iveresov
parents: 2089
diff changeset
2 * Copyright (c) 2005, 2011, Oracle and/or its affiliates. All rights reserved.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
3 * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
a61af66fc99e Initial load
duke
parents:
diff changeset
4 *
a61af66fc99e Initial load
duke
parents:
diff changeset
5 * This code is free software; you can redistribute it and/or modify it
a61af66fc99e Initial load
duke
parents:
diff changeset
6 * under the terms of the GNU General Public License version 2 only, as
a61af66fc99e Initial load
duke
parents:
diff changeset
7 * published by the Free Software Foundation.
a61af66fc99e Initial load
duke
parents:
diff changeset
8 *
a61af66fc99e Initial load
duke
parents:
diff changeset
9 * This code is distributed in the hope that it will be useful, but WITHOUT
a61af66fc99e Initial load
duke
parents:
diff changeset
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
a61af66fc99e Initial load
duke
parents:
diff changeset
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
a61af66fc99e Initial load
duke
parents:
diff changeset
12 * version 2 for more details (a copy is included in the LICENSE file that
a61af66fc99e Initial load
duke
parents:
diff changeset
13 * accompanied this code).
a61af66fc99e Initial load
duke
parents:
diff changeset
14 *
a61af66fc99e Initial load
duke
parents:
diff changeset
15 * You should have received a copy of the GNU General Public License version
a61af66fc99e Initial load
duke
parents:
diff changeset
16 * 2 along with this work; if not, write to the Free Software Foundation,
a61af66fc99e Initial load
duke
parents:
diff changeset
17 * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
a61af66fc99e Initial load
duke
parents:
diff changeset
18 *
1552
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1060
diff changeset
19 * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1060
diff changeset
20 * or visit www.oracle.com if you need additional information or have any
c18cbe5936b8 6941466: Oracle rebranding changes for Hotspot repositories
trims
parents: 1060
diff changeset
21 * questions.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
22 *
a61af66fc99e Initial load
duke
parents:
diff changeset
23 */
a61af66fc99e Initial load
duke
parents:
diff changeset
24
1972
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
25 #include "precompiled.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
26 #include "c1/c1_Compilation.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
27 #include "c1/c1_FrameMap.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
28 #include "c1/c1_Instruction.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
29 #include "c1/c1_LIRAssembler.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
30 #include "c1/c1_LIRGenerator.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
31 #include "c1/c1_Runtime1.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
32 #include "c1/c1_ValueStack.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
33 #include "ci/ciArray.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
34 #include "ci/ciObjArrayKlass.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
35 #include "ci/ciTypeArrayKlass.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
36 #include "runtime/sharedRuntime.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
37 #include "runtime/stubRoutines.hpp"
f95d63e2154a 6989984: Use standard include model for Hospot
stefank
parents: 1873
diff changeset
38 #include "vmreg_x86.inline.hpp"
0
a61af66fc99e Initial load
duke
parents:
diff changeset
39
a61af66fc99e Initial load
duke
parents:
diff changeset
40 #ifdef ASSERT
a61af66fc99e Initial load
duke
parents:
diff changeset
41 #define __ gen()->lir(__FILE__, __LINE__)->
a61af66fc99e Initial load
duke
parents:
diff changeset
42 #else
a61af66fc99e Initial load
duke
parents:
diff changeset
43 #define __ gen()->lir()->
a61af66fc99e Initial load
duke
parents:
diff changeset
44 #endif
a61af66fc99e Initial load
duke
parents:
diff changeset
45
a61af66fc99e Initial load
duke
parents:
diff changeset
46 // Item will be loaded into a byte register; Intel only
a61af66fc99e Initial load
duke
parents:
diff changeset
47 void LIRItem::load_byte_item() {
a61af66fc99e Initial load
duke
parents:
diff changeset
48 load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
49 LIR_Opr res = result();
a61af66fc99e Initial load
duke
parents:
diff changeset
50
a61af66fc99e Initial load
duke
parents:
diff changeset
51 if (!res->is_virtual() || !_gen->is_vreg_flag_set(res, LIRGenerator::byte_reg)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
52 // make sure that it is a byte register
a61af66fc99e Initial load
duke
parents:
diff changeset
53 assert(!value()->type()->is_float() && !value()->type()->is_double(),
a61af66fc99e Initial load
duke
parents:
diff changeset
54 "can't load floats in byte register");
a61af66fc99e Initial load
duke
parents:
diff changeset
55 LIR_Opr reg = _gen->rlock_byte(T_BYTE);
a61af66fc99e Initial load
duke
parents:
diff changeset
56 __ move(res, reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
57
a61af66fc99e Initial load
duke
parents:
diff changeset
58 _result = reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
59 }
a61af66fc99e Initial load
duke
parents:
diff changeset
60 }
a61af66fc99e Initial load
duke
parents:
diff changeset
61
a61af66fc99e Initial load
duke
parents:
diff changeset
62
a61af66fc99e Initial load
duke
parents:
diff changeset
63 void LIRItem::load_nonconstant() {
a61af66fc99e Initial load
duke
parents:
diff changeset
64 LIR_Opr r = value()->operand();
a61af66fc99e Initial load
duke
parents:
diff changeset
65 if (r->is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
66 _result = r;
a61af66fc99e Initial load
duke
parents:
diff changeset
67 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
68 load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
69 }
a61af66fc99e Initial load
duke
parents:
diff changeset
70 }
a61af66fc99e Initial load
duke
parents:
diff changeset
71
a61af66fc99e Initial load
duke
parents:
diff changeset
72 //--------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
73 // LIRGenerator
a61af66fc99e Initial load
duke
parents:
diff changeset
74 //--------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
75
a61af66fc99e Initial load
duke
parents:
diff changeset
76
a61af66fc99e Initial load
duke
parents:
diff changeset
77 LIR_Opr LIRGenerator::exceptionOopOpr() { return FrameMap::rax_oop_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
78 LIR_Opr LIRGenerator::exceptionPcOpr() { return FrameMap::rdx_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
79 LIR_Opr LIRGenerator::divInOpr() { return FrameMap::rax_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
80 LIR_Opr LIRGenerator::divOutOpr() { return FrameMap::rax_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
81 LIR_Opr LIRGenerator::remOutOpr() { return FrameMap::rdx_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
82 LIR_Opr LIRGenerator::shiftCountOpr() { return FrameMap::rcx_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
83 LIR_Opr LIRGenerator::syncTempOpr() { return FrameMap::rax_opr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
84 LIR_Opr LIRGenerator::getThreadTemp() { return LIR_OprFact::illegalOpr; }
a61af66fc99e Initial load
duke
parents:
diff changeset
85
a61af66fc99e Initial load
duke
parents:
diff changeset
86
a61af66fc99e Initial load
duke
parents:
diff changeset
87 LIR_Opr LIRGenerator::result_register_for(ValueType* type, bool callee) {
a61af66fc99e Initial load
duke
parents:
diff changeset
88 LIR_Opr opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
89 switch (type->tag()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
90 case intTag: opr = FrameMap::rax_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
91 case objectTag: opr = FrameMap::rax_oop_opr; break;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
92 case longTag: opr = FrameMap::long0_opr; break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
93 case floatTag: opr = UseSSE >= 1 ? FrameMap::xmm0_float_opr : FrameMap::fpu0_float_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
94 case doubleTag: opr = UseSSE >= 2 ? FrameMap::xmm0_double_opr : FrameMap::fpu0_double_opr; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
95
a61af66fc99e Initial load
duke
parents:
diff changeset
96 case addressTag:
a61af66fc99e Initial load
duke
parents:
diff changeset
97 default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
98 }
a61af66fc99e Initial load
duke
parents:
diff changeset
99
a61af66fc99e Initial load
duke
parents:
diff changeset
100 assert(opr->type_field() == as_OprType(as_BasicType(type)), "type mismatch");
a61af66fc99e Initial load
duke
parents:
diff changeset
101 return opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
102 }
a61af66fc99e Initial load
duke
parents:
diff changeset
103
a61af66fc99e Initial load
duke
parents:
diff changeset
104
a61af66fc99e Initial load
duke
parents:
diff changeset
105 LIR_Opr LIRGenerator::rlock_byte(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
106 LIR_Opr reg = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
107 set_vreg_flag(reg, LIRGenerator::byte_reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
108 return reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
109 }
a61af66fc99e Initial load
duke
parents:
diff changeset
110
a61af66fc99e Initial load
duke
parents:
diff changeset
111
a61af66fc99e Initial load
duke
parents:
diff changeset
112 //--------- loading items into registers --------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
113
a61af66fc99e Initial load
duke
parents:
diff changeset
114
a61af66fc99e Initial load
duke
parents:
diff changeset
115 // i486 instructions can inline constants
a61af66fc99e Initial load
duke
parents:
diff changeset
116 bool LIRGenerator::can_store_as_constant(Value v, BasicType type) const {
a61af66fc99e Initial load
duke
parents:
diff changeset
117 if (type == T_SHORT || type == T_CHAR) {
a61af66fc99e Initial load
duke
parents:
diff changeset
118 // there is no immediate move of word values in asembler_i486.?pp
a61af66fc99e Initial load
duke
parents:
diff changeset
119 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
120 }
a61af66fc99e Initial load
duke
parents:
diff changeset
121 Constant* c = v->as_Constant();
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
122 if (c && c->state_before() == NULL) {
0
a61af66fc99e Initial load
duke
parents:
diff changeset
123 // constants of any type can be stored directly, except for
a61af66fc99e Initial load
duke
parents:
diff changeset
124 // unloaded object constants.
a61af66fc99e Initial load
duke
parents:
diff changeset
125 return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
126 }
a61af66fc99e Initial load
duke
parents:
diff changeset
127 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
128 }
a61af66fc99e Initial load
duke
parents:
diff changeset
129
a61af66fc99e Initial load
duke
parents:
diff changeset
130
a61af66fc99e Initial load
duke
parents:
diff changeset
131 bool LIRGenerator::can_inline_as_constant(Value v) const {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
132 if (v->type()->tag() == longTag) return false;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
133 return v->type()->tag() != objectTag ||
a61af66fc99e Initial load
duke
parents:
diff changeset
134 (v->type()->is_constant() && v->type()->as_ObjectType()->constant_value()->is_null_object());
a61af66fc99e Initial load
duke
parents:
diff changeset
135 }
a61af66fc99e Initial load
duke
parents:
diff changeset
136
a61af66fc99e Initial load
duke
parents:
diff changeset
137
a61af66fc99e Initial load
duke
parents:
diff changeset
138 bool LIRGenerator::can_inline_as_constant(LIR_Const* c) const {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
139 if (c->type() == T_LONG) return false;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
140 return c->type() != T_OBJECT || c->as_jobject() == NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
141 }
a61af66fc99e Initial load
duke
parents:
diff changeset
142
a61af66fc99e Initial load
duke
parents:
diff changeset
143
a61af66fc99e Initial load
duke
parents:
diff changeset
144 LIR_Opr LIRGenerator::safepoint_poll_register() {
a61af66fc99e Initial load
duke
parents:
diff changeset
145 return LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
146 }
a61af66fc99e Initial load
duke
parents:
diff changeset
147
a61af66fc99e Initial load
duke
parents:
diff changeset
148
a61af66fc99e Initial load
duke
parents:
diff changeset
149 LIR_Address* LIRGenerator::generate_address(LIR_Opr base, LIR_Opr index,
a61af66fc99e Initial load
duke
parents:
diff changeset
150 int shift, int disp, BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
151 assert(base->is_register(), "must be");
a61af66fc99e Initial load
duke
parents:
diff changeset
152 if (index->is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
153 return new LIR_Address(base,
a61af66fc99e Initial load
duke
parents:
diff changeset
154 (index->as_constant_ptr()->as_jint() << shift) + disp,
a61af66fc99e Initial load
duke
parents:
diff changeset
155 type);
a61af66fc99e Initial load
duke
parents:
diff changeset
156 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
157 return new LIR_Address(base, index, (LIR_Address::Scale)shift, disp, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
158 }
a61af66fc99e Initial load
duke
parents:
diff changeset
159 }
a61af66fc99e Initial load
duke
parents:
diff changeset
160
a61af66fc99e Initial load
duke
parents:
diff changeset
161
a61af66fc99e Initial load
duke
parents:
diff changeset
162 LIR_Address* LIRGenerator::emit_array_address(LIR_Opr array_opr, LIR_Opr index_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
163 BasicType type, bool needs_card_mark) {
a61af66fc99e Initial load
duke
parents:
diff changeset
164 int offset_in_bytes = arrayOopDesc::base_offset_in_bytes(type);
a61af66fc99e Initial load
duke
parents:
diff changeset
165
a61af66fc99e Initial load
duke
parents:
diff changeset
166 LIR_Address* addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
167 if (index_opr->is_constant()) {
29
d5fc211aea19 6633953: type2aelembytes{T_ADDRESS} should be 8 bytes in 64 bit VM
kvn
parents: 0
diff changeset
168 int elem_size = type2aelembytes(type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
169 addr = new LIR_Address(array_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
170 offset_in_bytes + index_opr->as_jint() * elem_size, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
171 } else {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
172 #ifdef _LP64
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
173 if (index_opr->type() == T_INT) {
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
174 LIR_Opr tmp = new_register(T_LONG);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
175 __ convert(Bytecodes::_i2l, index_opr, tmp);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
176 index_opr = tmp;
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
177 }
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
178 #endif // _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
179 addr = new LIR_Address(array_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
180 index_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
181 LIR_Address::scale(type),
a61af66fc99e Initial load
duke
parents:
diff changeset
182 offset_in_bytes, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
183 }
a61af66fc99e Initial load
duke
parents:
diff changeset
184 if (needs_card_mark) {
a61af66fc99e Initial load
duke
parents:
diff changeset
185 // This store will need a precise card mark, so go ahead and
a61af66fc99e Initial load
duke
parents:
diff changeset
186 // compute the full adddres instead of computing once for the
a61af66fc99e Initial load
duke
parents:
diff changeset
187 // store and again for the card mark.
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
188 LIR_Opr tmp = new_pointer_register();
0
a61af66fc99e Initial load
duke
parents:
diff changeset
189 __ leal(LIR_OprFact::address(addr), tmp);
1572
87fc6aca31ab 6955349: C1: Make G1 barriers work with x64
iveresov
parents: 1060
diff changeset
190 return new LIR_Address(tmp, type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
191 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
192 return addr;
a61af66fc99e Initial load
duke
parents:
diff changeset
193 }
a61af66fc99e Initial load
duke
parents:
diff changeset
194 }
a61af66fc99e Initial load
duke
parents:
diff changeset
195
a61af66fc99e Initial load
duke
parents:
diff changeset
196
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
197 LIR_Opr LIRGenerator::load_immediate(int x, BasicType type) {
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
198 LIR_Opr r;
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
199 if (type == T_LONG) {
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
200 r = LIR_OprFact::longConst(x);
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
201 } else if (type == T_INT) {
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
202 r = LIR_OprFact::intConst(x);
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
203 } else {
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
204 ShouldNotReachHere();
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
205 }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
206 return r;
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
207 }
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
208
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
209 void LIRGenerator::increment_counter(address counter, BasicType type, int step) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
210 LIR_Opr pointer = new_pointer_register();
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
211 __ move(LIR_OprFact::intptrConst(counter), pointer);
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
212 LIR_Address* addr = new LIR_Address(pointer, type);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
213 increment_counter(addr, step);
a61af66fc99e Initial load
duke
parents:
diff changeset
214 }
a61af66fc99e Initial load
duke
parents:
diff changeset
215
a61af66fc99e Initial load
duke
parents:
diff changeset
216
a61af66fc99e Initial load
duke
parents:
diff changeset
217 void LIRGenerator::increment_counter(LIR_Address* addr, int step) {
a61af66fc99e Initial load
duke
parents:
diff changeset
218 __ add((LIR_Opr)addr, LIR_OprFact::intConst(step), (LIR_Opr)addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
219 }
a61af66fc99e Initial load
duke
parents:
diff changeset
220
a61af66fc99e Initial load
duke
parents:
diff changeset
221 void LIRGenerator::cmp_mem_int(LIR_Condition condition, LIR_Opr base, int disp, int c, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
222 __ cmp_mem_int(condition, base, disp, c, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
223 }
a61af66fc99e Initial load
duke
parents:
diff changeset
224
a61af66fc99e Initial load
duke
parents:
diff changeset
225
a61af66fc99e Initial load
duke
parents:
diff changeset
226 void LIRGenerator::cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Opr base, int disp, BasicType type, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
227 __ cmp_reg_mem(condition, reg, new LIR_Address(base, disp, type), info);
a61af66fc99e Initial load
duke
parents:
diff changeset
228 }
a61af66fc99e Initial load
duke
parents:
diff changeset
229
a61af66fc99e Initial load
duke
parents:
diff changeset
230
a61af66fc99e Initial load
duke
parents:
diff changeset
231 void LIRGenerator::cmp_reg_mem(LIR_Condition condition, LIR_Opr reg, LIR_Opr base, LIR_Opr disp, BasicType type, CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
232 __ cmp_reg_mem(condition, reg, new LIR_Address(base, disp, type), info);
a61af66fc99e Initial load
duke
parents:
diff changeset
233 }
a61af66fc99e Initial load
duke
parents:
diff changeset
234
a61af66fc99e Initial load
duke
parents:
diff changeset
235
a61af66fc99e Initial load
duke
parents:
diff changeset
236 bool LIRGenerator::strength_reduce_multiply(LIR_Opr left, int c, LIR_Opr result, LIR_Opr tmp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
237 if (tmp->is_valid()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
238 if (is_power_of_2(c + 1)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
239 __ move(left, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
240 __ shift_left(left, log2_intptr(c + 1), left);
a61af66fc99e Initial load
duke
parents:
diff changeset
241 __ sub(left, tmp, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
242 return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
243 } else if (is_power_of_2(c - 1)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
244 __ move(left, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
245 __ shift_left(left, log2_intptr(c - 1), left);
a61af66fc99e Initial load
duke
parents:
diff changeset
246 __ add(left, tmp, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
247 return true;
a61af66fc99e Initial load
duke
parents:
diff changeset
248 }
a61af66fc99e Initial load
duke
parents:
diff changeset
249 }
a61af66fc99e Initial load
duke
parents:
diff changeset
250 return false;
a61af66fc99e Initial load
duke
parents:
diff changeset
251 }
a61af66fc99e Initial load
duke
parents:
diff changeset
252
a61af66fc99e Initial load
duke
parents:
diff changeset
253
a61af66fc99e Initial load
duke
parents:
diff changeset
254 void LIRGenerator::store_stack_parameter (LIR_Opr item, ByteSize offset_from_sp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
255 BasicType type = item->type();
a61af66fc99e Initial load
duke
parents:
diff changeset
256 __ store(item, new LIR_Address(FrameMap::rsp_opr, in_bytes(offset_from_sp), type));
a61af66fc99e Initial load
duke
parents:
diff changeset
257 }
a61af66fc99e Initial load
duke
parents:
diff changeset
258
a61af66fc99e Initial load
duke
parents:
diff changeset
259 //----------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
260 // visitor functions
a61af66fc99e Initial load
duke
parents:
diff changeset
261 //----------------------------------------------------------------------
a61af66fc99e Initial load
duke
parents:
diff changeset
262
a61af66fc99e Initial load
duke
parents:
diff changeset
263
a61af66fc99e Initial load
duke
parents:
diff changeset
264 void LIRGenerator::do_StoreIndexed(StoreIndexed* x) {
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
265 assert(x->is_pinned(),"");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
266 bool needs_range_check = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
267 bool use_length = x->length() != NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
268 bool obj_store = x->elt_type() == T_ARRAY || x->elt_type() == T_OBJECT;
a61af66fc99e Initial load
duke
parents:
diff changeset
269 bool needs_store_check = obj_store && (x->value()->as_Constant() == NULL ||
3957
5cceda753a4a 7091764: Tiered: enable aastore profiling
iveresov
parents: 3249
diff changeset
270 !get_jobject_constant(x->value())->is_null_object() ||
5cceda753a4a 7091764: Tiered: enable aastore profiling
iveresov
parents: 3249
diff changeset
271 x->should_profile());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
272
a61af66fc99e Initial load
duke
parents:
diff changeset
273 LIRItem array(x->array(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
274 LIRItem index(x->index(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
275 LIRItem value(x->value(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
276 LIRItem length(this);
a61af66fc99e Initial load
duke
parents:
diff changeset
277
a61af66fc99e Initial load
duke
parents:
diff changeset
278 array.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
279 index.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
280
a61af66fc99e Initial load
duke
parents:
diff changeset
281 if (use_length) {
a61af66fc99e Initial load
duke
parents:
diff changeset
282 needs_range_check = x->compute_needs_range_check();
a61af66fc99e Initial load
duke
parents:
diff changeset
283 if (needs_range_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
284 length.set_instruction(x->length());
a61af66fc99e Initial load
duke
parents:
diff changeset
285 length.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
286 }
a61af66fc99e Initial load
duke
parents:
diff changeset
287 }
a61af66fc99e Initial load
duke
parents:
diff changeset
288 if (needs_store_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
289 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
290 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
291 value.load_for_store(x->elt_type());
a61af66fc99e Initial load
duke
parents:
diff changeset
292 }
a61af66fc99e Initial load
duke
parents:
diff changeset
293
a61af66fc99e Initial load
duke
parents:
diff changeset
294 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
295
a61af66fc99e Initial load
duke
parents:
diff changeset
296 // the CodeEmitInfo must be duplicated for each different
a61af66fc99e Initial load
duke
parents:
diff changeset
297 // LIR-instruction because spilling can occur anywhere between two
a61af66fc99e Initial load
duke
parents:
diff changeset
298 // instructions and so the debug information must be different
a61af66fc99e Initial load
duke
parents:
diff changeset
299 CodeEmitInfo* range_check_info = state_for(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
300 CodeEmitInfo* null_check_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
301 if (x->needs_null_check()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
302 null_check_info = new CodeEmitInfo(range_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
303 }
a61af66fc99e Initial load
duke
parents:
diff changeset
304
a61af66fc99e Initial load
duke
parents:
diff changeset
305 // emit array address setup early so it schedules better
a61af66fc99e Initial load
duke
parents:
diff changeset
306 LIR_Address* array_addr = emit_array_address(array.result(), index.result(), x->elt_type(), obj_store);
a61af66fc99e Initial load
duke
parents:
diff changeset
307
a61af66fc99e Initial load
duke
parents:
diff changeset
308 if (GenerateRangeChecks && needs_range_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
309 if (use_length) {
a61af66fc99e Initial load
duke
parents:
diff changeset
310 __ cmp(lir_cond_belowEqual, length.result(), index.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
311 __ branch(lir_cond_belowEqual, T_INT, new RangeCheckStub(range_check_info, index.result()));
a61af66fc99e Initial load
duke
parents:
diff changeset
312 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
313 array_range_check(array.result(), index.result(), null_check_info, range_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
314 // range_check also does the null check
a61af66fc99e Initial load
duke
parents:
diff changeset
315 null_check_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
316 }
a61af66fc99e Initial load
duke
parents:
diff changeset
317 }
a61af66fc99e Initial load
duke
parents:
diff changeset
318
a61af66fc99e Initial load
duke
parents:
diff changeset
319 if (GenerateArrayStoreCheck && needs_store_check) {
a61af66fc99e Initial load
duke
parents:
diff changeset
320 LIR_Opr tmp1 = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
321 LIR_Opr tmp2 = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
322 LIR_Opr tmp3 = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
323
a61af66fc99e Initial load
duke
parents:
diff changeset
324 CodeEmitInfo* store_check_info = new CodeEmitInfo(range_check_info);
3957
5cceda753a4a 7091764: Tiered: enable aastore profiling
iveresov
parents: 3249
diff changeset
325 __ store_check(value.result(), array.result(), tmp1, tmp2, tmp3, store_check_info, x->profiled_method(), x->profiled_bci());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
326 }
a61af66fc99e Initial load
duke
parents:
diff changeset
327
a61af66fc99e Initial load
duke
parents:
diff changeset
328 if (obj_store) {
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
329 // Needs GC write barriers.
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2169
diff changeset
330 pre_barrier(LIR_OprFact::address(array_addr), LIR_OprFact::illegalOpr /* pre_val */,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2169
diff changeset
331 true /* do_load */, false /* patch */, NULL);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
332 __ move(value.result(), array_addr, null_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
333 // Seems to be a precise
a61af66fc99e Initial load
duke
parents:
diff changeset
334 post_barrier(LIR_OprFact::address(array_addr), value.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
335 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
336 __ move(value.result(), array_addr, null_check_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
337 }
a61af66fc99e Initial load
duke
parents:
diff changeset
338 }
a61af66fc99e Initial load
duke
parents:
diff changeset
339
a61af66fc99e Initial load
duke
parents:
diff changeset
340
a61af66fc99e Initial load
duke
parents:
diff changeset
341 void LIRGenerator::do_MonitorEnter(MonitorEnter* x) {
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
342 assert(x->is_pinned(),"");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
343 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
344 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
345
a61af66fc99e Initial load
duke
parents:
diff changeset
346 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
347
a61af66fc99e Initial load
duke
parents:
diff changeset
348 // "lock" stores the address of the monitor stack slot, so this is not an oop
a61af66fc99e Initial load
duke
parents:
diff changeset
349 LIR_Opr lock = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
350 // Need a scratch register for biased locking on x86
a61af66fc99e Initial load
duke
parents:
diff changeset
351 LIR_Opr scratch = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
352 if (UseBiasedLocking) {
a61af66fc99e Initial load
duke
parents:
diff changeset
353 scratch = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
354 }
a61af66fc99e Initial load
duke
parents:
diff changeset
355
a61af66fc99e Initial load
duke
parents:
diff changeset
356 CodeEmitInfo* info_for_exception = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
357 if (x->needs_null_check()) {
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
358 info_for_exception = state_for(x);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
359 }
a61af66fc99e Initial load
duke
parents:
diff changeset
360 // this CodeEmitInfo must not have the xhandlers because here the
a61af66fc99e Initial load
duke
parents:
diff changeset
361 // object is already locked (xhandlers expect object to be unlocked)
a61af66fc99e Initial load
duke
parents:
diff changeset
362 CodeEmitInfo* info = state_for(x, x->state(), true);
a61af66fc99e Initial load
duke
parents:
diff changeset
363 monitor_enter(obj.result(), lock, syncTempOpr(), scratch,
a61af66fc99e Initial load
duke
parents:
diff changeset
364 x->monitor_no(), info_for_exception, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
365 }
a61af66fc99e Initial load
duke
parents:
diff changeset
366
a61af66fc99e Initial load
duke
parents:
diff changeset
367
a61af66fc99e Initial load
duke
parents:
diff changeset
368 void LIRGenerator::do_MonitorExit(MonitorExit* x) {
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
369 assert(x->is_pinned(),"");
0
a61af66fc99e Initial load
duke
parents:
diff changeset
370
a61af66fc99e Initial load
duke
parents:
diff changeset
371 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
372 obj.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
373
a61af66fc99e Initial load
duke
parents:
diff changeset
374 LIR_Opr lock = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
375 LIR_Opr obj_temp = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
376 set_no_result(x);
1681
126ea7725993 6953477: Increase portability and flexibility of building Hotspot
bobv
parents: 1579
diff changeset
377 monitor_exit(obj_temp, lock, syncTempOpr(), LIR_OprFact::illegalOpr, x->monitor_no());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
378 }
a61af66fc99e Initial load
duke
parents:
diff changeset
379
a61af66fc99e Initial load
duke
parents:
diff changeset
380
a61af66fc99e Initial load
duke
parents:
diff changeset
381 // _ineg, _lneg, _fneg, _dneg
a61af66fc99e Initial load
duke
parents:
diff changeset
382 void LIRGenerator::do_NegateOp(NegateOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
383 LIRItem value(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
384 value.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
385 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
386 LIR_Opr reg = rlock(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
387 __ negate(value.result(), reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
388
a61af66fc99e Initial load
duke
parents:
diff changeset
389 set_result(x, round_item(reg));
a61af66fc99e Initial load
duke
parents:
diff changeset
390 }
a61af66fc99e Initial load
duke
parents:
diff changeset
391
a61af66fc99e Initial load
duke
parents:
diff changeset
392
a61af66fc99e Initial load
duke
parents:
diff changeset
393 // for _fadd, _fmul, _fsub, _fdiv, _frem
a61af66fc99e Initial load
duke
parents:
diff changeset
394 // _dadd, _dmul, _dsub, _ddiv, _drem
a61af66fc99e Initial load
duke
parents:
diff changeset
395 void LIRGenerator::do_ArithmeticOp_FPU(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
396 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
397 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
398 LIRItem* left_arg = &left;
a61af66fc99e Initial load
duke
parents:
diff changeset
399 LIRItem* right_arg = &right;
a61af66fc99e Initial load
duke
parents:
diff changeset
400 assert(!left.is_stack() || !right.is_stack(), "can't both be memory operands");
a61af66fc99e Initial load
duke
parents:
diff changeset
401 bool must_load_both = (x->op() == Bytecodes::_frem || x->op() == Bytecodes::_drem);
a61af66fc99e Initial load
duke
parents:
diff changeset
402 if (left.is_register() || x->x()->type()->is_constant() || must_load_both) {
a61af66fc99e Initial load
duke
parents:
diff changeset
403 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
404 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
405 left.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
406 }
a61af66fc99e Initial load
duke
parents:
diff changeset
407
a61af66fc99e Initial load
duke
parents:
diff changeset
408 // do not load right operand if it is a constant. only 0 and 1 are
a61af66fc99e Initial load
duke
parents:
diff changeset
409 // loaded because there are special instructions for loading them
a61af66fc99e Initial load
duke
parents:
diff changeset
410 // without memory access (not needed for SSE2 instructions)
a61af66fc99e Initial load
duke
parents:
diff changeset
411 bool must_load_right = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
412 if (right.is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
413 LIR_Const* c = right.result()->as_constant_ptr();
a61af66fc99e Initial load
duke
parents:
diff changeset
414 assert(c != NULL, "invalid constant");
a61af66fc99e Initial load
duke
parents:
diff changeset
415 assert(c->type() == T_FLOAT || c->type() == T_DOUBLE, "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
416
a61af66fc99e Initial load
duke
parents:
diff changeset
417 if (c->type() == T_FLOAT) {
a61af66fc99e Initial load
duke
parents:
diff changeset
418 must_load_right = UseSSE < 1 && (c->is_one_float() || c->is_zero_float());
a61af66fc99e Initial load
duke
parents:
diff changeset
419 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
420 must_load_right = UseSSE < 2 && (c->is_one_double() || c->is_zero_double());
a61af66fc99e Initial load
duke
parents:
diff changeset
421 }
a61af66fc99e Initial load
duke
parents:
diff changeset
422 }
a61af66fc99e Initial load
duke
parents:
diff changeset
423
a61af66fc99e Initial load
duke
parents:
diff changeset
424 if (must_load_both) {
a61af66fc99e Initial load
duke
parents:
diff changeset
425 // frem and drem destroy also right operand, so move it to a new register
a61af66fc99e Initial load
duke
parents:
diff changeset
426 right.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
427 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
428 } else if (right.is_register() || must_load_right) {
a61af66fc99e Initial load
duke
parents:
diff changeset
429 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
430 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
431 right.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
432 }
a61af66fc99e Initial load
duke
parents:
diff changeset
433 LIR_Opr reg = rlock(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
434 LIR_Opr tmp = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
435 if (x->is_strictfp() && (x->op() == Bytecodes::_dmul || x->op() == Bytecodes::_ddiv)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
436 tmp = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
437 }
a61af66fc99e Initial load
duke
parents:
diff changeset
438
a61af66fc99e Initial load
duke
parents:
diff changeset
439 if ((UseSSE >= 1 && x->op() == Bytecodes::_frem) || (UseSSE >= 2 && x->op() == Bytecodes::_drem)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
440 // special handling for frem and drem: no SSE instruction, so must use FPU with temporary fpu stack slots
a61af66fc99e Initial load
duke
parents:
diff changeset
441 LIR_Opr fpu0, fpu1;
a61af66fc99e Initial load
duke
parents:
diff changeset
442 if (x->op() == Bytecodes::_frem) {
a61af66fc99e Initial load
duke
parents:
diff changeset
443 fpu0 = LIR_OprFact::single_fpu(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
444 fpu1 = LIR_OprFact::single_fpu(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
445 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
446 fpu0 = LIR_OprFact::double_fpu(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
447 fpu1 = LIR_OprFact::double_fpu(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
448 }
a61af66fc99e Initial load
duke
parents:
diff changeset
449 __ move(right.result(), fpu1); // order of left and right operand is important!
a61af66fc99e Initial load
duke
parents:
diff changeset
450 __ move(left.result(), fpu0);
a61af66fc99e Initial load
duke
parents:
diff changeset
451 __ rem (fpu0, fpu1, fpu0);
a61af66fc99e Initial load
duke
parents:
diff changeset
452 __ move(fpu0, reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
453
a61af66fc99e Initial load
duke
parents:
diff changeset
454 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
455 arithmetic_op_fpu(x->op(), reg, left.result(), right.result(), x->is_strictfp(), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
456 }
a61af66fc99e Initial load
duke
parents:
diff changeset
457
a61af66fc99e Initial load
duke
parents:
diff changeset
458 set_result(x, round_item(reg));
a61af66fc99e Initial load
duke
parents:
diff changeset
459 }
a61af66fc99e Initial load
duke
parents:
diff changeset
460
a61af66fc99e Initial load
duke
parents:
diff changeset
461
a61af66fc99e Initial load
duke
parents:
diff changeset
462 // for _ladd, _lmul, _lsub, _ldiv, _lrem
a61af66fc99e Initial load
duke
parents:
diff changeset
463 void LIRGenerator::do_ArithmeticOp_Long(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
464 if (x->op() == Bytecodes::_ldiv || x->op() == Bytecodes::_lrem ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
465 // long division is implemented as a direct call into the runtime
a61af66fc99e Initial load
duke
parents:
diff changeset
466 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
467 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
468
a61af66fc99e Initial load
duke
parents:
diff changeset
469 // the check for division by zero destroys the right operand
a61af66fc99e Initial load
duke
parents:
diff changeset
470 right.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
471
a61af66fc99e Initial load
duke
parents:
diff changeset
472 BasicTypeList signature(2);
a61af66fc99e Initial load
duke
parents:
diff changeset
473 signature.append(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
474 signature.append(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
475 CallingConvention* cc = frame_map()->c_calling_convention(&signature);
a61af66fc99e Initial load
duke
parents:
diff changeset
476
a61af66fc99e Initial load
duke
parents:
diff changeset
477 // check for division by zero (destroys registers of right operand!)
a61af66fc99e Initial load
duke
parents:
diff changeset
478 CodeEmitInfo* info = state_for(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
479
a61af66fc99e Initial load
duke
parents:
diff changeset
480 const LIR_Opr result_reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
481 left.load_item_force(cc->at(1));
a61af66fc99e Initial load
duke
parents:
diff changeset
482 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
483
a61af66fc99e Initial load
duke
parents:
diff changeset
484 __ move(right.result(), cc->at(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
485
a61af66fc99e Initial load
duke
parents:
diff changeset
486 __ cmp(lir_cond_equal, right.result(), LIR_OprFact::longConst(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
487 __ branch(lir_cond_equal, T_LONG, new DivByZeroStub(info));
a61af66fc99e Initial load
duke
parents:
diff changeset
488
a61af66fc99e Initial load
duke
parents:
diff changeset
489 address entry;
a61af66fc99e Initial load
duke
parents:
diff changeset
490 switch (x->op()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
491 case Bytecodes::_lrem:
a61af66fc99e Initial load
duke
parents:
diff changeset
492 entry = CAST_FROM_FN_PTR(address, SharedRuntime::lrem);
a61af66fc99e Initial load
duke
parents:
diff changeset
493 break; // check if dividend is 0 is done elsewhere
a61af66fc99e Initial load
duke
parents:
diff changeset
494 case Bytecodes::_ldiv:
a61af66fc99e Initial load
duke
parents:
diff changeset
495 entry = CAST_FROM_FN_PTR(address, SharedRuntime::ldiv);
a61af66fc99e Initial load
duke
parents:
diff changeset
496 break; // check if dividend is 0 is done elsewhere
a61af66fc99e Initial load
duke
parents:
diff changeset
497 case Bytecodes::_lmul:
a61af66fc99e Initial load
duke
parents:
diff changeset
498 entry = CAST_FROM_FN_PTR(address, SharedRuntime::lmul);
a61af66fc99e Initial load
duke
parents:
diff changeset
499 break;
a61af66fc99e Initial load
duke
parents:
diff changeset
500 default:
a61af66fc99e Initial load
duke
parents:
diff changeset
501 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
502 }
a61af66fc99e Initial load
duke
parents:
diff changeset
503
a61af66fc99e Initial load
duke
parents:
diff changeset
504 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
505 __ call_runtime_leaf(entry, getThreadTemp(), result_reg, cc->args());
a61af66fc99e Initial load
duke
parents:
diff changeset
506 __ move(result_reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
507 } else if (x->op() == Bytecodes::_lmul) {
a61af66fc99e Initial load
duke
parents:
diff changeset
508 // missing test if instr is commutative and if we should swap
a61af66fc99e Initial load
duke
parents:
diff changeset
509 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
510 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
511
a61af66fc99e Initial load
duke
parents:
diff changeset
512 // right register is destroyed by the long mul, so it must be
a61af66fc99e Initial load
duke
parents:
diff changeset
513 // copied to a new register.
a61af66fc99e Initial load
duke
parents:
diff changeset
514 right.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
515
a61af66fc99e Initial load
duke
parents:
diff changeset
516 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
517 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
518
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
519 LIR_Opr reg = FrameMap::long0_opr;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
520 arithmetic_op_long(x->op(), reg, left.result(), right.result(), NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
521 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
522 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
523 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
524 // missing test if instr is commutative and if we should swap
a61af66fc99e Initial load
duke
parents:
diff changeset
525 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
526 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
527
a61af66fc99e Initial load
duke
parents:
diff changeset
528 left.load_item();
605
98cb887364d3 6810672: Comment typos
twisti
parents: 362
diff changeset
529 // don't load constants to save register
0
a61af66fc99e Initial load
duke
parents:
diff changeset
530 right.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
531 rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
532 arithmetic_op_long(x->op(), x->operand(), left.result(), right.result(), NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
533 }
a61af66fc99e Initial load
duke
parents:
diff changeset
534 }
a61af66fc99e Initial load
duke
parents:
diff changeset
535
a61af66fc99e Initial load
duke
parents:
diff changeset
536
a61af66fc99e Initial load
duke
parents:
diff changeset
537
a61af66fc99e Initial load
duke
parents:
diff changeset
538 // for: _iadd, _imul, _isub, _idiv, _irem
a61af66fc99e Initial load
duke
parents:
diff changeset
539 void LIRGenerator::do_ArithmeticOp_Int(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
540 if (x->op() == Bytecodes::_idiv || x->op() == Bytecodes::_irem) {
a61af66fc99e Initial load
duke
parents:
diff changeset
541 // The requirements for division and modulo
a61af66fc99e Initial load
duke
parents:
diff changeset
542 // input : rax,: dividend min_int
a61af66fc99e Initial load
duke
parents:
diff changeset
543 // reg: divisor (may not be rax,/rdx) -1
a61af66fc99e Initial load
duke
parents:
diff changeset
544 //
a61af66fc99e Initial load
duke
parents:
diff changeset
545 // output: rax,: quotient (= rax, idiv reg) min_int
a61af66fc99e Initial load
duke
parents:
diff changeset
546 // rdx: remainder (= rax, irem reg) 0
a61af66fc99e Initial load
duke
parents:
diff changeset
547
a61af66fc99e Initial load
duke
parents:
diff changeset
548 // rax, and rdx will be destroyed
a61af66fc99e Initial load
duke
parents:
diff changeset
549
a61af66fc99e Initial load
duke
parents:
diff changeset
550 // Note: does this invalidate the spec ???
a61af66fc99e Initial load
duke
parents:
diff changeset
551 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
552 LIRItem left(x->x() , this); // visit left second, so that the is_register test is valid
a61af66fc99e Initial load
duke
parents:
diff changeset
553
a61af66fc99e Initial load
duke
parents:
diff changeset
554 // call state_for before load_item_force because state_for may
a61af66fc99e Initial load
duke
parents:
diff changeset
555 // force the evaluation of other instructions that are needed for
a61af66fc99e Initial load
duke
parents:
diff changeset
556 // correct debug info. Otherwise the live range of the fix
a61af66fc99e Initial load
duke
parents:
diff changeset
557 // register might be too long.
a61af66fc99e Initial load
duke
parents:
diff changeset
558 CodeEmitInfo* info = state_for(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
559
a61af66fc99e Initial load
duke
parents:
diff changeset
560 left.load_item_force(divInOpr());
a61af66fc99e Initial load
duke
parents:
diff changeset
561
a61af66fc99e Initial load
duke
parents:
diff changeset
562 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
563
a61af66fc99e Initial load
duke
parents:
diff changeset
564 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
565 LIR_Opr result_reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
566 if (x->op() == Bytecodes::_idiv) {
a61af66fc99e Initial load
duke
parents:
diff changeset
567 result_reg = divOutOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
568 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
569 result_reg = remOutOpr();
a61af66fc99e Initial load
duke
parents:
diff changeset
570 }
a61af66fc99e Initial load
duke
parents:
diff changeset
571
a61af66fc99e Initial load
duke
parents:
diff changeset
572 if (!ImplicitDiv0Checks) {
a61af66fc99e Initial load
duke
parents:
diff changeset
573 __ cmp(lir_cond_equal, right.result(), LIR_OprFact::intConst(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
574 __ branch(lir_cond_equal, T_INT, new DivByZeroStub(info));
a61af66fc99e Initial load
duke
parents:
diff changeset
575 }
a61af66fc99e Initial load
duke
parents:
diff changeset
576 LIR_Opr tmp = FrameMap::rdx_opr; // idiv and irem use rdx in their implementation
a61af66fc99e Initial load
duke
parents:
diff changeset
577 if (x->op() == Bytecodes::_irem) {
a61af66fc99e Initial load
duke
parents:
diff changeset
578 __ irem(left.result(), right.result(), result_reg, tmp, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
579 } else if (x->op() == Bytecodes::_idiv) {
a61af66fc99e Initial load
duke
parents:
diff changeset
580 __ idiv(left.result(), right.result(), result_reg, tmp, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
581 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
582 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
583 }
a61af66fc99e Initial load
duke
parents:
diff changeset
584
a61af66fc99e Initial load
duke
parents:
diff changeset
585 __ move(result_reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
586 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
587 // missing test if instr is commutative and if we should swap
a61af66fc99e Initial load
duke
parents:
diff changeset
588 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
589 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
590 LIRItem* left_arg = &left;
a61af66fc99e Initial load
duke
parents:
diff changeset
591 LIRItem* right_arg = &right;
a61af66fc99e Initial load
duke
parents:
diff changeset
592 if (x->is_commutative() && left.is_stack() && right.is_register()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
593 // swap them if left is real stack (or cached) and right is real register(not cached)
a61af66fc99e Initial load
duke
parents:
diff changeset
594 left_arg = &right;
a61af66fc99e Initial load
duke
parents:
diff changeset
595 right_arg = &left;
a61af66fc99e Initial load
duke
parents:
diff changeset
596 }
a61af66fc99e Initial load
duke
parents:
diff changeset
597
a61af66fc99e Initial load
duke
parents:
diff changeset
598 left_arg->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
599
a61af66fc99e Initial load
duke
parents:
diff changeset
600 // do not need to load right, as we can handle stack and constants
a61af66fc99e Initial load
duke
parents:
diff changeset
601 if (x->op() == Bytecodes::_imul ) {
a61af66fc99e Initial load
duke
parents:
diff changeset
602 // check if we can use shift instead
a61af66fc99e Initial load
duke
parents:
diff changeset
603 bool use_constant = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
604 bool use_tmp = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
605 if (right_arg->is_constant()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
606 int iconst = right_arg->get_jint_constant();
a61af66fc99e Initial load
duke
parents:
diff changeset
607 if (iconst > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
608 if (is_power_of_2(iconst)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
609 use_constant = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
610 } else if (is_power_of_2(iconst - 1) || is_power_of_2(iconst + 1)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
611 use_constant = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
612 use_tmp = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
613 }
a61af66fc99e Initial load
duke
parents:
diff changeset
614 }
a61af66fc99e Initial load
duke
parents:
diff changeset
615 }
a61af66fc99e Initial load
duke
parents:
diff changeset
616 if (use_constant) {
a61af66fc99e Initial load
duke
parents:
diff changeset
617 right_arg->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
618 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
619 right_arg->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
620 }
a61af66fc99e Initial load
duke
parents:
diff changeset
621 LIR_Opr tmp = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
622 if (use_tmp) {
a61af66fc99e Initial load
duke
parents:
diff changeset
623 tmp = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
624 }
a61af66fc99e Initial load
duke
parents:
diff changeset
625 rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
626
a61af66fc99e Initial load
duke
parents:
diff changeset
627 arithmetic_op_int(x->op(), x->operand(), left_arg->result(), right_arg->result(), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
628 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
629 right_arg->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
630 rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
631 LIR_Opr tmp = LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
632 arithmetic_op_int(x->op(), x->operand(), left_arg->result(), right_arg->result(), tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
633 }
a61af66fc99e Initial load
duke
parents:
diff changeset
634 }
a61af66fc99e Initial load
duke
parents:
diff changeset
635 }
a61af66fc99e Initial load
duke
parents:
diff changeset
636
a61af66fc99e Initial load
duke
parents:
diff changeset
637
a61af66fc99e Initial load
duke
parents:
diff changeset
638 void LIRGenerator::do_ArithmeticOp(ArithmeticOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
639 // when an operand with use count 1 is the left operand, then it is
a61af66fc99e Initial load
duke
parents:
diff changeset
640 // likely that no move for 2-operand-LIR-form is necessary
a61af66fc99e Initial load
duke
parents:
diff changeset
641 if (x->is_commutative() && x->y()->as_Constant() == NULL && x->x()->use_count() > x->y()->use_count()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
642 x->swap_operands();
a61af66fc99e Initial load
duke
parents:
diff changeset
643 }
a61af66fc99e Initial load
duke
parents:
diff changeset
644
a61af66fc99e Initial load
duke
parents:
diff changeset
645 ValueTag tag = x->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
646 assert(x->x()->type()->tag() == tag && x->y()->type()->tag() == tag, "wrong parameters");
a61af66fc99e Initial load
duke
parents:
diff changeset
647 switch (tag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
648 case floatTag:
a61af66fc99e Initial load
duke
parents:
diff changeset
649 case doubleTag: do_ArithmeticOp_FPU(x); return;
a61af66fc99e Initial load
duke
parents:
diff changeset
650 case longTag: do_ArithmeticOp_Long(x); return;
a61af66fc99e Initial load
duke
parents:
diff changeset
651 case intTag: do_ArithmeticOp_Int(x); return;
a61af66fc99e Initial load
duke
parents:
diff changeset
652 }
a61af66fc99e Initial load
duke
parents:
diff changeset
653 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
654 }
a61af66fc99e Initial load
duke
parents:
diff changeset
655
a61af66fc99e Initial load
duke
parents:
diff changeset
656
a61af66fc99e Initial load
duke
parents:
diff changeset
657 // _ishl, _lshl, _ishr, _lshr, _iushr, _lushr
a61af66fc99e Initial load
duke
parents:
diff changeset
658 void LIRGenerator::do_ShiftOp(ShiftOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
659 // count must always be in rcx
a61af66fc99e Initial load
duke
parents:
diff changeset
660 LIRItem value(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
661 LIRItem count(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
662
a61af66fc99e Initial load
duke
parents:
diff changeset
663 ValueTag elemType = x->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
664 bool must_load_count = !count.is_constant() || elemType == longTag;
a61af66fc99e Initial load
duke
parents:
diff changeset
665 if (must_load_count) {
a61af66fc99e Initial load
duke
parents:
diff changeset
666 // count for long must be in register
a61af66fc99e Initial load
duke
parents:
diff changeset
667 count.load_item_force(shiftCountOpr());
a61af66fc99e Initial load
duke
parents:
diff changeset
668 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
669 count.dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
670 }
a61af66fc99e Initial load
duke
parents:
diff changeset
671 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
672 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
673
a61af66fc99e Initial load
duke
parents:
diff changeset
674 shift_op(x->op(), reg, value.result(), count.result(), LIR_OprFact::illegalOpr);
a61af66fc99e Initial load
duke
parents:
diff changeset
675 }
a61af66fc99e Initial load
duke
parents:
diff changeset
676
a61af66fc99e Initial load
duke
parents:
diff changeset
677
a61af66fc99e Initial load
duke
parents:
diff changeset
678 // _iand, _land, _ior, _lor, _ixor, _lxor
a61af66fc99e Initial load
duke
parents:
diff changeset
679 void LIRGenerator::do_LogicOp(LogicOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
680 // when an operand with use count 1 is the left operand, then it is
a61af66fc99e Initial load
duke
parents:
diff changeset
681 // likely that no move for 2-operand-LIR-form is necessary
a61af66fc99e Initial load
duke
parents:
diff changeset
682 if (x->is_commutative() && x->y()->as_Constant() == NULL && x->x()->use_count() > x->y()->use_count()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
683 x->swap_operands();
a61af66fc99e Initial load
duke
parents:
diff changeset
684 }
a61af66fc99e Initial load
duke
parents:
diff changeset
685
a61af66fc99e Initial load
duke
parents:
diff changeset
686 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
687 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
688
a61af66fc99e Initial load
duke
parents:
diff changeset
689 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
690 right.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
691 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
692
a61af66fc99e Initial load
duke
parents:
diff changeset
693 logic_op(x->op(), reg, left.result(), right.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
694 }
a61af66fc99e Initial load
duke
parents:
diff changeset
695
a61af66fc99e Initial load
duke
parents:
diff changeset
696
a61af66fc99e Initial load
duke
parents:
diff changeset
697
a61af66fc99e Initial load
duke
parents:
diff changeset
698 // _lcmp, _fcmpl, _fcmpg, _dcmpl, _dcmpg
a61af66fc99e Initial load
duke
parents:
diff changeset
699 void LIRGenerator::do_CompareOp(CompareOp* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
700 LIRItem left(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
701 LIRItem right(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
702 ValueTag tag = x->x()->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
703 if (tag == longTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
704 left.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
705 }
a61af66fc99e Initial load
duke
parents:
diff changeset
706 left.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
707 right.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
708 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
709
a61af66fc99e Initial load
duke
parents:
diff changeset
710 if (x->x()->type()->is_float_kind()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
711 Bytecodes::Code code = x->op();
a61af66fc99e Initial load
duke
parents:
diff changeset
712 __ fcmp2int(left.result(), right.result(), reg, (code == Bytecodes::_fcmpl || code == Bytecodes::_dcmpl));
a61af66fc99e Initial load
duke
parents:
diff changeset
713 } else if (x->x()->type()->tag() == longTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
714 __ lcmp2int(left.result(), right.result(), reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
715 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
716 Unimplemented();
a61af66fc99e Initial load
duke
parents:
diff changeset
717 }
a61af66fc99e Initial load
duke
parents:
diff changeset
718 }
a61af66fc99e Initial load
duke
parents:
diff changeset
719
a61af66fc99e Initial load
duke
parents:
diff changeset
720
a61af66fc99e Initial load
duke
parents:
diff changeset
721 void LIRGenerator::do_AttemptUpdate(Intrinsic* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
722 assert(x->number_of_arguments() == 3, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
723 LIRItem obj (x->argument_at(0), this); // AtomicLong object
a61af66fc99e Initial load
duke
parents:
diff changeset
724 LIRItem cmp_value (x->argument_at(1), this); // value to compare with field
a61af66fc99e Initial load
duke
parents:
diff changeset
725 LIRItem new_value (x->argument_at(2), this); // replace field with new_value if it matches cmp_value
a61af66fc99e Initial load
duke
parents:
diff changeset
726
a61af66fc99e Initial load
duke
parents:
diff changeset
727 // compare value must be in rdx,eax (hi,lo); may be destroyed by cmpxchg8 instruction
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
728 cmp_value.load_item_force(FrameMap::long0_opr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
729
a61af66fc99e Initial load
duke
parents:
diff changeset
730 // new value must be in rcx,ebx (hi,lo)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
731 new_value.load_item_force(FrameMap::long1_opr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
732
a61af66fc99e Initial load
duke
parents:
diff changeset
733 // object pointer register is overwritten with field address
a61af66fc99e Initial load
duke
parents:
diff changeset
734 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
735
a61af66fc99e Initial load
duke
parents:
diff changeset
736 // generate compare-and-swap; produces zero condition if swap occurs
a61af66fc99e Initial load
duke
parents:
diff changeset
737 int value_offset = sun_misc_AtomicLongCSImpl::value_offset();
2169
f966c66b5463 7014247: CTW fails when compile sun/misc/AtomicLongCSImpl (REMOVED from JDK7)
iveresov
parents: 2089
diff changeset
738 LIR_Opr addr = new_pointer_register();
f966c66b5463 7014247: CTW fails when compile sun/misc/AtomicLongCSImpl (REMOVED from JDK7)
iveresov
parents: 2089
diff changeset
739 __ leal(LIR_OprFact::address(new LIR_Address(obj.result(), value_offset, T_LONG)), addr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
740 LIR_Opr t1 = LIR_OprFact::illegalOpr; // no temp needed
a61af66fc99e Initial load
duke
parents:
diff changeset
741 LIR_Opr t2 = LIR_OprFact::illegalOpr; // no temp needed
a61af66fc99e Initial load
duke
parents:
diff changeset
742 __ cas_long(addr, cmp_value.result(), new_value.result(), t1, t2);
a61af66fc99e Initial load
duke
parents:
diff changeset
743
a61af66fc99e Initial load
duke
parents:
diff changeset
744 // generate conditional move of boolean result
a61af66fc99e Initial load
duke
parents:
diff changeset
745 LIR_Opr result = rlock_result(x);
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2005
diff changeset
746 __ cmove(lir_cond_equal, LIR_OprFact::intConst(1), LIR_OprFact::intConst(0), result, T_LONG);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
747 }
a61af66fc99e Initial load
duke
parents:
diff changeset
748
a61af66fc99e Initial load
duke
parents:
diff changeset
749
a61af66fc99e Initial load
duke
parents:
diff changeset
750 void LIRGenerator::do_CompareAndSwap(Intrinsic* x, ValueType* type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
751 assert(x->number_of_arguments() == 4, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
752 LIRItem obj (x->argument_at(0), this); // object
a61af66fc99e Initial load
duke
parents:
diff changeset
753 LIRItem offset(x->argument_at(1), this); // offset of field
a61af66fc99e Initial load
duke
parents:
diff changeset
754 LIRItem cmp (x->argument_at(2), this); // value to compare with field
a61af66fc99e Initial load
duke
parents:
diff changeset
755 LIRItem val (x->argument_at(3), this); // replace field with val if matches cmp
a61af66fc99e Initial load
duke
parents:
diff changeset
756
a61af66fc99e Initial load
duke
parents:
diff changeset
757 assert(obj.type()->tag() == objectTag, "invalid type");
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
758
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
759 // In 64bit the type can be long, sparc doesn't have this assert
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
760 // assert(offset.type()->tag() == intTag, "invalid type");
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
761
0
a61af66fc99e Initial load
duke
parents:
diff changeset
762 assert(cmp.type()->tag() == type->tag(), "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
763 assert(val.type()->tag() == type->tag(), "invalid type");
a61af66fc99e Initial load
duke
parents:
diff changeset
764
a61af66fc99e Initial load
duke
parents:
diff changeset
765 // get address of field
a61af66fc99e Initial load
duke
parents:
diff changeset
766 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
767 offset.load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
768
a61af66fc99e Initial load
duke
parents:
diff changeset
769 if (type == objectType) {
a61af66fc99e Initial load
duke
parents:
diff changeset
770 cmp.load_item_force(FrameMap::rax_oop_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
771 val.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
772 } else if (type == intType) {
a61af66fc99e Initial load
duke
parents:
diff changeset
773 cmp.load_item_force(FrameMap::rax_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
774 val.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
775 } else if (type == longType) {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
776 cmp.load_item_force(FrameMap::long0_opr);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
777 val.load_item_force(FrameMap::long1_opr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
778 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
779 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
780 }
a61af66fc99e Initial load
duke
parents:
diff changeset
781
1873
07a218de38cb 6992477: fix for 6991512 broke sparc barriers
never
parents: 1848
diff changeset
782 LIR_Opr addr = new_pointer_register();
1060
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
783 LIR_Address* a;
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
784 if(offset.result()->is_constant()) {
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
785 a = new LIR_Address(obj.result(),
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
786 NOT_LP64(offset.result()->as_constant_ptr()->as_jint()) LP64_ONLY((int)offset.result()->as_constant_ptr()->as_jlong()),
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
787 as_BasicType(type));
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
788 } else {
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
789 a = new LIR_Address(obj.result(),
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
790 offset.result(),
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
791 LIR_Address::times_1,
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
792 0,
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
793 as_BasicType(type));
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
794 }
323bd24c6520 6769124: various 64-bit fixes for c1
roland
parents: 1000
diff changeset
795 __ leal(LIR_OprFact::address(a), addr);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
796
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
797 if (type == objectType) { // Write-barrier needed for Object fields.
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
798 // Do the pre-write barrier, if any.
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2169
diff changeset
799 pre_barrier(addr, LIR_OprFact::illegalOpr /* pre_val */,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2169
diff changeset
800 true /* do_load */, false /* patch */, NULL);
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
801 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
802
a61af66fc99e Initial load
duke
parents:
diff changeset
803 LIR_Opr ill = LIR_OprFact::illegalOpr; // for convenience
a61af66fc99e Initial load
duke
parents:
diff changeset
804 if (type == objectType)
a61af66fc99e Initial load
duke
parents:
diff changeset
805 __ cas_obj(addr, cmp.result(), val.result(), ill, ill);
a61af66fc99e Initial load
duke
parents:
diff changeset
806 else if (type == intType)
a61af66fc99e Initial load
duke
parents:
diff changeset
807 __ cas_int(addr, cmp.result(), val.result(), ill, ill);
a61af66fc99e Initial load
duke
parents:
diff changeset
808 else if (type == longType)
a61af66fc99e Initial load
duke
parents:
diff changeset
809 __ cas_long(addr, cmp.result(), val.result(), ill, ill);
a61af66fc99e Initial load
duke
parents:
diff changeset
810 else {
a61af66fc99e Initial load
duke
parents:
diff changeset
811 ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
812 }
a61af66fc99e Initial load
duke
parents:
diff changeset
813
a61af66fc99e Initial load
duke
parents:
diff changeset
814 // generate conditional move of boolean result
a61af66fc99e Initial load
duke
parents:
diff changeset
815 LIR_Opr result = rlock_result(x);
2089
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2005
diff changeset
816 __ cmove(lir_cond_equal, LIR_OprFact::intConst(1), LIR_OprFact::intConst(0),
037c727f35fb 7009231: C1: Incorrect CAS code for longs on SPARC 32bit
iveresov
parents: 2005
diff changeset
817 result, as_BasicType(type));
0
a61af66fc99e Initial load
duke
parents:
diff changeset
818 if (type == objectType) { // Write-barrier needed for Object fields.
a61af66fc99e Initial load
duke
parents:
diff changeset
819 // Seems to be precise
a61af66fc99e Initial load
duke
parents:
diff changeset
820 post_barrier(addr, val.result());
a61af66fc99e Initial load
duke
parents:
diff changeset
821 }
a61af66fc99e Initial load
duke
parents:
diff changeset
822 }
a61af66fc99e Initial load
duke
parents:
diff changeset
823
a61af66fc99e Initial load
duke
parents:
diff changeset
824
a61af66fc99e Initial load
duke
parents:
diff changeset
825 void LIRGenerator::do_MathIntrinsic(Intrinsic* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
826 assert(x->number_of_arguments() == 1, "wrong type");
a61af66fc99e Initial load
duke
parents:
diff changeset
827 LIRItem value(x->argument_at(0), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
828
a61af66fc99e Initial load
duke
parents:
diff changeset
829 bool use_fpu = false;
a61af66fc99e Initial load
duke
parents:
diff changeset
830 if (UseSSE >= 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
831 switch(x->id()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
832 case vmIntrinsics::_dsin:
a61af66fc99e Initial load
duke
parents:
diff changeset
833 case vmIntrinsics::_dcos:
a61af66fc99e Initial load
duke
parents:
diff changeset
834 case vmIntrinsics::_dtan:
a61af66fc99e Initial load
duke
parents:
diff changeset
835 case vmIntrinsics::_dlog:
a61af66fc99e Initial load
duke
parents:
diff changeset
836 case vmIntrinsics::_dlog10:
a61af66fc99e Initial load
duke
parents:
diff changeset
837 use_fpu = true;
a61af66fc99e Initial load
duke
parents:
diff changeset
838 }
a61af66fc99e Initial load
duke
parents:
diff changeset
839 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
840 value.set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
841 }
a61af66fc99e Initial load
duke
parents:
diff changeset
842
a61af66fc99e Initial load
duke
parents:
diff changeset
843 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
844
a61af66fc99e Initial load
duke
parents:
diff changeset
845 LIR_Opr calc_input = value.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
846 LIR_Opr calc_result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
847
a61af66fc99e Initial load
duke
parents:
diff changeset
848 // sin and cos need two free fpu stack slots, so register two temporary operands
a61af66fc99e Initial load
duke
parents:
diff changeset
849 LIR_Opr tmp1 = FrameMap::caller_save_fpu_reg_at(0);
a61af66fc99e Initial load
duke
parents:
diff changeset
850 LIR_Opr tmp2 = FrameMap::caller_save_fpu_reg_at(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
851
a61af66fc99e Initial load
duke
parents:
diff changeset
852 if (use_fpu) {
a61af66fc99e Initial load
duke
parents:
diff changeset
853 LIR_Opr tmp = FrameMap::fpu0_double_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
854 __ move(calc_input, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
855
a61af66fc99e Initial load
duke
parents:
diff changeset
856 calc_input = tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
857 calc_result = tmp;
a61af66fc99e Initial load
duke
parents:
diff changeset
858 tmp1 = FrameMap::caller_save_fpu_reg_at(1);
a61af66fc99e Initial load
duke
parents:
diff changeset
859 tmp2 = FrameMap::caller_save_fpu_reg_at(2);
a61af66fc99e Initial load
duke
parents:
diff changeset
860 }
a61af66fc99e Initial load
duke
parents:
diff changeset
861
a61af66fc99e Initial load
duke
parents:
diff changeset
862 switch(x->id()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
863 case vmIntrinsics::_dabs: __ abs (calc_input, calc_result, LIR_OprFact::illegalOpr); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
864 case vmIntrinsics::_dsqrt: __ sqrt (calc_input, calc_result, LIR_OprFact::illegalOpr); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
865 case vmIntrinsics::_dsin: __ sin (calc_input, calc_result, tmp1, tmp2); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
866 case vmIntrinsics::_dcos: __ cos (calc_input, calc_result, tmp1, tmp2); break;
a61af66fc99e Initial load
duke
parents:
diff changeset
867 case vmIntrinsics::_dtan: __ tan (calc_input, calc_result, tmp1, tmp2); break;
953
ff1a29907b6c 6855215: Calculation error (NaN) after about 1500 calculations
never
parents: 933
diff changeset
868 case vmIntrinsics::_dlog: __ log (calc_input, calc_result, tmp1); break;
ff1a29907b6c 6855215: Calculation error (NaN) after about 1500 calculations
never
parents: 933
diff changeset
869 case vmIntrinsics::_dlog10: __ log10(calc_input, calc_result, tmp1); break;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
870 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
871 }
a61af66fc99e Initial load
duke
parents:
diff changeset
872
a61af66fc99e Initial load
duke
parents:
diff changeset
873 if (use_fpu) {
a61af66fc99e Initial load
duke
parents:
diff changeset
874 __ move(calc_result, x->operand());
a61af66fc99e Initial load
duke
parents:
diff changeset
875 }
a61af66fc99e Initial load
duke
parents:
diff changeset
876 }
a61af66fc99e Initial load
duke
parents:
diff changeset
877
a61af66fc99e Initial load
duke
parents:
diff changeset
878
a61af66fc99e Initial load
duke
parents:
diff changeset
879 void LIRGenerator::do_ArrayCopy(Intrinsic* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
880 assert(x->number_of_arguments() == 5, "wrong type");
2005
0cb042fd2d4b 6875026: CTW failure jdk6_18/hotspot/src/share/vm/c1/c1_LinearScan.cpp:5486
never
parents: 2002
diff changeset
881
0cb042fd2d4b 6875026: CTW failure jdk6_18/hotspot/src/share/vm/c1/c1_LinearScan.cpp:5486
never
parents: 2002
diff changeset
882 // Make all state_for calls early since they can emit code
0cb042fd2d4b 6875026: CTW failure jdk6_18/hotspot/src/share/vm/c1/c1_LinearScan.cpp:5486
never
parents: 2002
diff changeset
883 CodeEmitInfo* info = state_for(x, x->state());
0cb042fd2d4b 6875026: CTW failure jdk6_18/hotspot/src/share/vm/c1/c1_LinearScan.cpp:5486
never
parents: 2002
diff changeset
884
0
a61af66fc99e Initial load
duke
parents:
diff changeset
885 LIRItem src(x->argument_at(0), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
886 LIRItem src_pos(x->argument_at(1), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
887 LIRItem dst(x->argument_at(2), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
888 LIRItem dst_pos(x->argument_at(3), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
889 LIRItem length(x->argument_at(4), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
890
a61af66fc99e Initial load
duke
parents:
diff changeset
891 // operands for arraycopy must use fixed registers, otherwise
a61af66fc99e Initial load
duke
parents:
diff changeset
892 // LinearScan will fail allocation (because arraycopy always needs a
a61af66fc99e Initial load
duke
parents:
diff changeset
893 // call)
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
894
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
895 #ifndef _LP64
0
a61af66fc99e Initial load
duke
parents:
diff changeset
896 src.load_item_force (FrameMap::rcx_oop_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
897 src_pos.load_item_force (FrameMap::rdx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
898 dst.load_item_force (FrameMap::rax_oop_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
899 dst_pos.load_item_force (FrameMap::rbx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
900 length.load_item_force (FrameMap::rdi_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
901 LIR_Opr tmp = (FrameMap::rsi_opr);
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
902 #else
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
903
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
904 // The java calling convention will give us enough registers
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
905 // so that on the stub side the args will be perfect already.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
906 // On the other slow/special case side we call C and the arg
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
907 // positions are not similar enough to pick one as the best.
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
908 // Also because the java calling convention is a "shifted" version
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
909 // of the C convention we can process the java args trivially into C
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
910 // args without worry of overwriting during the xfer
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
911
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
912 src.load_item_force (FrameMap::as_oop_opr(j_rarg0));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
913 src_pos.load_item_force (FrameMap::as_opr(j_rarg1));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
914 dst.load_item_force (FrameMap::as_oop_opr(j_rarg2));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
915 dst_pos.load_item_force (FrameMap::as_opr(j_rarg3));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
916 length.load_item_force (FrameMap::as_opr(j_rarg4));
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
917
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
918 LIR_Opr tmp = FrameMap::as_opr(j_rarg5);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
919 #endif // LP64
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
920
0
a61af66fc99e Initial load
duke
parents:
diff changeset
921 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
922
a61af66fc99e Initial load
duke
parents:
diff changeset
923 int flags;
a61af66fc99e Initial load
duke
parents:
diff changeset
924 ciArrayKlass* expected_type;
a61af66fc99e Initial load
duke
parents:
diff changeset
925 arraycopy_helper(x, &flags, &expected_type);
a61af66fc99e Initial load
duke
parents:
diff changeset
926
a61af66fc99e Initial load
duke
parents:
diff changeset
927 __ arraycopy(src.result(), src_pos.result(), dst.result(), dst_pos.result(), length.result(), tmp, expected_type, flags, info); // does add_safepoint
a61af66fc99e Initial load
duke
parents:
diff changeset
928 }
a61af66fc99e Initial load
duke
parents:
diff changeset
929
a61af66fc99e Initial load
duke
parents:
diff changeset
930
a61af66fc99e Initial load
duke
parents:
diff changeset
931 // _i2l, _i2f, _i2d, _l2i, _l2f, _l2d, _f2i, _f2l, _f2d, _d2i, _d2l, _d2f
a61af66fc99e Initial load
duke
parents:
diff changeset
932 // _i2b, _i2c, _i2s
a61af66fc99e Initial load
duke
parents:
diff changeset
933 LIR_Opr fixed_register_for(BasicType type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
934 switch (type) {
a61af66fc99e Initial load
duke
parents:
diff changeset
935 case T_FLOAT: return FrameMap::fpu0_float_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
936 case T_DOUBLE: return FrameMap::fpu0_double_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
937 case T_INT: return FrameMap::rax_opr;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
938 case T_LONG: return FrameMap::long0_opr;
0
a61af66fc99e Initial load
duke
parents:
diff changeset
939 default: ShouldNotReachHere(); return LIR_OprFact::illegalOpr;
a61af66fc99e Initial load
duke
parents:
diff changeset
940 }
a61af66fc99e Initial load
duke
parents:
diff changeset
941 }
a61af66fc99e Initial load
duke
parents:
diff changeset
942
a61af66fc99e Initial load
duke
parents:
diff changeset
943 void LIRGenerator::do_Convert(Convert* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
944 // flags that vary for the different operations and different SSE-settings
a61af66fc99e Initial load
duke
parents:
diff changeset
945 bool fixed_input, fixed_result, round_result, needs_stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
946
a61af66fc99e Initial load
duke
parents:
diff changeset
947 switch (x->op()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
948 case Bytecodes::_i2l: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
949 case Bytecodes::_l2i: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
950 case Bytecodes::_i2b: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
951 case Bytecodes::_i2c: // fall through
a61af66fc99e Initial load
duke
parents:
diff changeset
952 case Bytecodes::_i2s: fixed_input = false; fixed_result = false; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
953
a61af66fc99e Initial load
duke
parents:
diff changeset
954 case Bytecodes::_f2d: fixed_input = UseSSE == 1; fixed_result = false; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
955 case Bytecodes::_d2f: fixed_input = false; fixed_result = UseSSE == 1; round_result = UseSSE < 1; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
956 case Bytecodes::_i2f: fixed_input = false; fixed_result = false; round_result = UseSSE < 1; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
957 case Bytecodes::_i2d: fixed_input = false; fixed_result = false; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
958 case Bytecodes::_f2i: fixed_input = false; fixed_result = false; round_result = false; needs_stub = true; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
959 case Bytecodes::_d2i: fixed_input = false; fixed_result = false; round_result = false; needs_stub = true; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
960 case Bytecodes::_l2f: fixed_input = false; fixed_result = UseSSE >= 1; round_result = UseSSE < 1; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
961 case Bytecodes::_l2d: fixed_input = false; fixed_result = UseSSE >= 2; round_result = UseSSE < 2; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
962 case Bytecodes::_f2l: fixed_input = true; fixed_result = true; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
963 case Bytecodes::_d2l: fixed_input = true; fixed_result = true; round_result = false; needs_stub = false; break;
a61af66fc99e Initial load
duke
parents:
diff changeset
964 default: ShouldNotReachHere();
a61af66fc99e Initial load
duke
parents:
diff changeset
965 }
a61af66fc99e Initial load
duke
parents:
diff changeset
966
a61af66fc99e Initial load
duke
parents:
diff changeset
967 LIRItem value(x->value(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
968 value.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
969 LIR_Opr input = value.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
970 LIR_Opr result = rlock(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
971
a61af66fc99e Initial load
duke
parents:
diff changeset
972 // arguments of lir_convert
a61af66fc99e Initial load
duke
parents:
diff changeset
973 LIR_Opr conv_input = input;
a61af66fc99e Initial load
duke
parents:
diff changeset
974 LIR_Opr conv_result = result;
a61af66fc99e Initial load
duke
parents:
diff changeset
975 ConversionStub* stub = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
976
a61af66fc99e Initial load
duke
parents:
diff changeset
977 if (fixed_input) {
a61af66fc99e Initial load
duke
parents:
diff changeset
978 conv_input = fixed_register_for(input->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
979 __ move(input, conv_input);
a61af66fc99e Initial load
duke
parents:
diff changeset
980 }
a61af66fc99e Initial load
duke
parents:
diff changeset
981
a61af66fc99e Initial load
duke
parents:
diff changeset
982 assert(fixed_result == false || round_result == false, "cannot set both");
a61af66fc99e Initial load
duke
parents:
diff changeset
983 if (fixed_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
984 conv_result = fixed_register_for(result->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
985 } else if (round_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
986 result = new_register(result->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
987 set_vreg_flag(result, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
988 }
a61af66fc99e Initial load
duke
parents:
diff changeset
989
a61af66fc99e Initial load
duke
parents:
diff changeset
990 if (needs_stub) {
a61af66fc99e Initial load
duke
parents:
diff changeset
991 stub = new ConversionStub(x->op(), conv_input, conv_result);
a61af66fc99e Initial load
duke
parents:
diff changeset
992 }
a61af66fc99e Initial load
duke
parents:
diff changeset
993
a61af66fc99e Initial load
duke
parents:
diff changeset
994 __ convert(x->op(), conv_input, conv_result, stub);
a61af66fc99e Initial load
duke
parents:
diff changeset
995
a61af66fc99e Initial load
duke
parents:
diff changeset
996 if (result != conv_result) {
a61af66fc99e Initial load
duke
parents:
diff changeset
997 __ move(conv_result, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
998 }
a61af66fc99e Initial load
duke
parents:
diff changeset
999
a61af66fc99e Initial load
duke
parents:
diff changeset
1000 assert(result->is_virtual(), "result must be virtual register");
a61af66fc99e Initial load
duke
parents:
diff changeset
1001 set_result(x, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1002 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1003
a61af66fc99e Initial load
duke
parents:
diff changeset
1004
a61af66fc99e Initial load
duke
parents:
diff changeset
1005 void LIRGenerator::do_NewInstance(NewInstance* x) {
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
1006 #ifndef PRODUCT
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1007 if (PrintNotLoaded && !x->klass()->is_loaded()) {
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
1008 tty->print_cr(" ###class not loaded at new bci %d", x->printable_bci());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1009 }
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
1010 #endif
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1011 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
1012 LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
1013 LIR_Opr klass_reg = new_register(objectType);
a61af66fc99e Initial load
duke
parents:
diff changeset
1014 new_instance(reg, x->klass(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1015 FrameMap::rcx_oop_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1016 FrameMap::rdi_oop_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1017 FrameMap::rsi_oop_opr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1018 LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1019 FrameMap::rdx_oop_opr, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1020 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1021 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1022 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1023
a61af66fc99e Initial load
duke
parents:
diff changeset
1024
a61af66fc99e Initial load
duke
parents:
diff changeset
1025 void LIRGenerator::do_NewTypeArray(NewTypeArray* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1026 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
1027
a61af66fc99e Initial load
duke
parents:
diff changeset
1028 LIRItem length(x->length(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1029 length.load_item_force(FrameMap::rbx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1030
a61af66fc99e Initial load
duke
parents:
diff changeset
1031 LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
1032 LIR_Opr tmp1 = FrameMap::rcx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1033 LIR_Opr tmp2 = FrameMap::rsi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1034 LIR_Opr tmp3 = FrameMap::rdi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1035 LIR_Opr tmp4 = reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
1036 LIR_Opr klass_reg = FrameMap::rdx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1037 LIR_Opr len = length.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
1038 BasicType elem_type = x->elt_type();
a61af66fc99e Initial load
duke
parents:
diff changeset
1039
989
148e5441d916 6863023: need non-perm oops in code cache for JSR 292
jrose
parents: 953
diff changeset
1040 __ oop2reg(ciTypeArrayKlass::make(elem_type)->constant_encoding(), klass_reg);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1041
a61af66fc99e Initial load
duke
parents:
diff changeset
1042 CodeStub* slow_path = new NewTypeArrayStub(klass_reg, len, reg, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1043 __ allocate_array(reg, len, tmp1, tmp2, tmp3, tmp4, elem_type, klass_reg, slow_path);
a61af66fc99e Initial load
duke
parents:
diff changeset
1044
a61af66fc99e Initial load
duke
parents:
diff changeset
1045 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1046 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1047 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1048
a61af66fc99e Initial load
duke
parents:
diff changeset
1049
a61af66fc99e Initial load
duke
parents:
diff changeset
1050 void LIRGenerator::do_NewObjectArray(NewObjectArray* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1051 LIRItem length(x->length(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1052 // in case of patching (i.e., object class is not yet loaded), we need to reexecute the instruction
a61af66fc99e Initial load
duke
parents:
diff changeset
1053 // and therefore provide the state before the parameters have been consumed
a61af66fc99e Initial load
duke
parents:
diff changeset
1054 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1055 if (!x->klass()->is_loaded() || PatchALot) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1056 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
1057 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1058
a61af66fc99e Initial load
duke
parents:
diff changeset
1059 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
1060
a61af66fc99e Initial load
duke
parents:
diff changeset
1061 const LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
1062 LIR_Opr tmp1 = FrameMap::rcx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1063 LIR_Opr tmp2 = FrameMap::rsi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1064 LIR_Opr tmp3 = FrameMap::rdi_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1065 LIR_Opr tmp4 = reg;
a61af66fc99e Initial load
duke
parents:
diff changeset
1066 LIR_Opr klass_reg = FrameMap::rdx_oop_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1067
a61af66fc99e Initial load
duke
parents:
diff changeset
1068 length.load_item_force(FrameMap::rbx_opr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1069 LIR_Opr len = length.result();
a61af66fc99e Initial load
duke
parents:
diff changeset
1070
a61af66fc99e Initial load
duke
parents:
diff changeset
1071 CodeStub* slow_path = new NewObjectArrayStub(klass_reg, len, reg, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1072 ciObject* obj = (ciObject*) ciObjArrayKlass::make(x->klass());
a61af66fc99e Initial load
duke
parents:
diff changeset
1073 if (obj == ciEnv::unloaded_ciobjarrayklass()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1074 BAILOUT("encountered unloaded_ciobjarrayklass due to out of memory error");
a61af66fc99e Initial load
duke
parents:
diff changeset
1075 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1076 jobject2reg_with_patching(klass_reg, obj, patching_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1077 __ allocate_array(reg, len, tmp1, tmp2, tmp3, tmp4, T_OBJECT, klass_reg, slow_path);
a61af66fc99e Initial load
duke
parents:
diff changeset
1078
a61af66fc99e Initial load
duke
parents:
diff changeset
1079 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1080 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1081 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1082
a61af66fc99e Initial load
duke
parents:
diff changeset
1083
a61af66fc99e Initial load
duke
parents:
diff changeset
1084 void LIRGenerator::do_NewMultiArray(NewMultiArray* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1085 Values* dims = x->dims();
a61af66fc99e Initial load
duke
parents:
diff changeset
1086 int i = dims->length();
a61af66fc99e Initial load
duke
parents:
diff changeset
1087 LIRItemList* items = new LIRItemList(dims->length(), NULL);
a61af66fc99e Initial load
duke
parents:
diff changeset
1088 while (i-- > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1089 LIRItem* size = new LIRItem(dims->at(i), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1090 items->at_put(i, size);
a61af66fc99e Initial load
duke
parents:
diff changeset
1091 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1092
933
cdb8b7c37ac1 6875329: fix for 6795465 broke exception handler cloning
never
parents: 605
diff changeset
1093 // Evaluate state_for early since it may emit code.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1094 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1095 if (!x->klass()->is_loaded() || PatchALot) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1096 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
1097
a61af66fc99e Initial load
duke
parents:
diff changeset
1098 // cannot re-use same xhandlers for multiple CodeEmitInfos, so
933
cdb8b7c37ac1 6875329: fix for 6795465 broke exception handler cloning
never
parents: 605
diff changeset
1099 // clone all handlers. This is handled transparently in other
cdb8b7c37ac1 6875329: fix for 6795465 broke exception handler cloning
never
parents: 605
diff changeset
1100 // places by the CodeEmitInfo cloning logic but is handled
cdb8b7c37ac1 6875329: fix for 6795465 broke exception handler cloning
never
parents: 605
diff changeset
1101 // specially here because a stub isn't being used.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1102 x->set_exception_handlers(new XHandlers(x->exception_handlers()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1103 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1104 CodeEmitInfo* info = state_for(x, x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
1105
a61af66fc99e Initial load
duke
parents:
diff changeset
1106 i = dims->length();
a61af66fc99e Initial load
duke
parents:
diff changeset
1107 while (i-- > 0) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1108 LIRItem* size = items->at(i);
a61af66fc99e Initial load
duke
parents:
diff changeset
1109 size->load_nonconstant();
a61af66fc99e Initial load
duke
parents:
diff changeset
1110
a61af66fc99e Initial load
duke
parents:
diff changeset
1111 store_stack_parameter(size->result(), in_ByteSize(i*4));
a61af66fc99e Initial load
duke
parents:
diff changeset
1112 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1113
a61af66fc99e Initial load
duke
parents:
diff changeset
1114 LIR_Opr reg = result_register_for(x->type());
a61af66fc99e Initial load
duke
parents:
diff changeset
1115 jobject2reg_with_patching(reg, x->klass(), patching_info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1116
a61af66fc99e Initial load
duke
parents:
diff changeset
1117 LIR_Opr rank = FrameMap::rbx_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1118 __ move(LIR_OprFact::intConst(x->rank()), rank);
a61af66fc99e Initial load
duke
parents:
diff changeset
1119 LIR_Opr varargs = FrameMap::rcx_opr;
a61af66fc99e Initial load
duke
parents:
diff changeset
1120 __ move(FrameMap::rsp_opr, varargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1121 LIR_OprList* args = new LIR_OprList(3);
a61af66fc99e Initial load
duke
parents:
diff changeset
1122 args->append(reg);
a61af66fc99e Initial load
duke
parents:
diff changeset
1123 args->append(rank);
a61af66fc99e Initial load
duke
parents:
diff changeset
1124 args->append(varargs);
a61af66fc99e Initial load
duke
parents:
diff changeset
1125 __ call_runtime(Runtime1::entry_for(Runtime1::new_multi_array_id),
a61af66fc99e Initial load
duke
parents:
diff changeset
1126 LIR_OprFact::illegalOpr,
a61af66fc99e Initial load
duke
parents:
diff changeset
1127 reg, args, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1128
a61af66fc99e Initial load
duke
parents:
diff changeset
1129 LIR_Opr result = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1130 __ move(reg, result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1131 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1132
a61af66fc99e Initial load
duke
parents:
diff changeset
1133
a61af66fc99e Initial load
duke
parents:
diff changeset
1134 void LIRGenerator::do_BlockBegin(BlockBegin* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1135 // nothing to do for now
a61af66fc99e Initial load
duke
parents:
diff changeset
1136 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1137
a61af66fc99e Initial load
duke
parents:
diff changeset
1138
a61af66fc99e Initial load
duke
parents:
diff changeset
1139 void LIRGenerator::do_CheckCast(CheckCast* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1140 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1141
a61af66fc99e Initial load
duke
parents:
diff changeset
1142 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1143 if (!x->klass()->is_loaded() || (PatchALot && !x->is_incompatible_class_change_check())) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1144 // must do this before locking the destination register as an oop register,
a61af66fc99e Initial load
duke
parents:
diff changeset
1145 // and before the obj is loaded (the latter is for deoptimization)
a61af66fc99e Initial load
duke
parents:
diff changeset
1146 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
1147 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1148 obj.load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1149
a61af66fc99e Initial load
duke
parents:
diff changeset
1150 // info for exceptions
1819
f02a8bbe6ed4 6986046: C1 valuestack cleanup
roland
parents: 1791
diff changeset
1151 CodeEmitInfo* info_for_exception = state_for(x);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1152
a61af66fc99e Initial load
duke
parents:
diff changeset
1153 CodeStub* stub;
a61af66fc99e Initial load
duke
parents:
diff changeset
1154 if (x->is_incompatible_class_change_check()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1155 assert(patching_info == NULL, "can't patch this");
a61af66fc99e Initial load
duke
parents:
diff changeset
1156 stub = new SimpleExceptionStub(Runtime1::throw_incompatible_class_change_error_id, LIR_OprFact::illegalOpr, info_for_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
1157 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1158 stub = new SimpleExceptionStub(Runtime1::throw_class_cast_exception_id, obj.result(), info_for_exception);
a61af66fc99e Initial load
duke
parents:
diff changeset
1159 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1160 LIR_Opr reg = rlock_result(x);
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1161 LIR_Opr tmp3 = LIR_OprFact::illegalOpr;
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1162 if (!x->klass()->is_loaded() || UseCompressedOops) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1163 tmp3 = new_register(objectType);
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1164 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1165 __ checkcast(reg, obj.result(), x->klass(),
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1166 new_register(objectType), new_register(objectType), tmp3,
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1167 x->direct_compare(), info_for_exception, patching_info, stub,
a61af66fc99e Initial load
duke
parents:
diff changeset
1168 x->profiled_method(), x->profiled_bci());
a61af66fc99e Initial load
duke
parents:
diff changeset
1169 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1170
a61af66fc99e Initial load
duke
parents:
diff changeset
1171
a61af66fc99e Initial load
duke
parents:
diff changeset
1172 void LIRGenerator::do_InstanceOf(InstanceOf* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1173 LIRItem obj(x->obj(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1174
a61af66fc99e Initial load
duke
parents:
diff changeset
1175 // result and test object may not be in same register
a61af66fc99e Initial load
duke
parents:
diff changeset
1176 LIR_Opr reg = rlock_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1177 CodeEmitInfo* patching_info = NULL;
a61af66fc99e Initial load
duke
parents:
diff changeset
1178 if ((!x->klass()->is_loaded() || PatchALot)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1179 // must do this before locking the destination register as an oop register
a61af66fc99e Initial load
duke
parents:
diff changeset
1180 patching_info = state_for(x, x->state_before());
a61af66fc99e Initial load
duke
parents:
diff changeset
1181 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1182 obj.load_item();
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1183 LIR_Opr tmp3 = LIR_OprFact::illegalOpr;
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1184 if (!x->klass()->is_loaded() || UseCompressedOops) {
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1185 tmp3 = new_register(objectType);
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1186 }
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1187 __ instanceof(reg, obj.result(), x->klass(),
2002
ac637b7220d1 6985015: C1 needs to support compressed oops
iveresov
parents: 1972
diff changeset
1188 new_register(objectType), new_register(objectType), tmp3,
1791
3a294e483abc 6919069: client compiler needs to capture more profile information for tiered work
iveresov
parents: 1783
diff changeset
1189 x->direct_compare(), patching_info, x->profiled_method(), x->profiled_bci());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1190 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1191
a61af66fc99e Initial load
duke
parents:
diff changeset
1192
a61af66fc99e Initial load
duke
parents:
diff changeset
1193 void LIRGenerator::do_If(If* x) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1194 assert(x->number_of_sux() == 2, "inconsistency");
a61af66fc99e Initial load
duke
parents:
diff changeset
1195 ValueTag tag = x->x()->type()->tag();
a61af66fc99e Initial load
duke
parents:
diff changeset
1196 bool is_safepoint = x->is_safepoint();
a61af66fc99e Initial load
duke
parents:
diff changeset
1197
a61af66fc99e Initial load
duke
parents:
diff changeset
1198 If::Condition cond = x->cond();
a61af66fc99e Initial load
duke
parents:
diff changeset
1199
a61af66fc99e Initial load
duke
parents:
diff changeset
1200 LIRItem xitem(x->x(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1201 LIRItem yitem(x->y(), this);
a61af66fc99e Initial load
duke
parents:
diff changeset
1202 LIRItem* xin = &xitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1203 LIRItem* yin = &yitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1204
a61af66fc99e Initial load
duke
parents:
diff changeset
1205 if (tag == longTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1206 // for longs, only conditions "eql", "neq", "lss", "geq" are valid;
a61af66fc99e Initial load
duke
parents:
diff changeset
1207 // mirror for other conditions
a61af66fc99e Initial load
duke
parents:
diff changeset
1208 if (cond == If::gtr || cond == If::leq) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1209 cond = Instruction::mirror(cond);
a61af66fc99e Initial load
duke
parents:
diff changeset
1210 xin = &yitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1211 yin = &xitem;
a61af66fc99e Initial load
duke
parents:
diff changeset
1212 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1213 xin->set_destroys_register();
a61af66fc99e Initial load
duke
parents:
diff changeset
1214 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1215 xin->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1216 if (tag == longTag && yin->is_constant() && yin->get_jlong_constant() == 0 && (cond == If::eql || cond == If::neq)) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1217 // inline long zero
a61af66fc99e Initial load
duke
parents:
diff changeset
1218 yin->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1219 } else if (tag == longTag || tag == floatTag || tag == doubleTag) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1220 // longs cannot handle constants at right side
a61af66fc99e Initial load
duke
parents:
diff changeset
1221 yin->load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1222 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1223 yin->dont_load_item();
a61af66fc99e Initial load
duke
parents:
diff changeset
1224 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1225
a61af66fc99e Initial load
duke
parents:
diff changeset
1226 // add safepoint before generating condition code so it can be recomputed
a61af66fc99e Initial load
duke
parents:
diff changeset
1227 if (x->is_safepoint()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1228 // increment backedge counter if needed
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1229 increment_backedge_counter(state_for(x, x->state_before()), x->profiled_bci());
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1230 __ safepoint(LIR_OprFact::illegalOpr, state_for(x, x->state_before()));
a61af66fc99e Initial load
duke
parents:
diff changeset
1231 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1232 set_no_result(x);
a61af66fc99e Initial load
duke
parents:
diff changeset
1233
a61af66fc99e Initial load
duke
parents:
diff changeset
1234 LIR_Opr left = xin->result();
a61af66fc99e Initial load
duke
parents:
diff changeset
1235 LIR_Opr right = yin->result();
a61af66fc99e Initial load
duke
parents:
diff changeset
1236 __ cmp(lir_cond(cond), left, right);
1783
d5d065957597 6953144: Tiered compilation
iveresov
parents: 1681
diff changeset
1237 // Generate branch profiling. Profiling code doesn't kill flags.
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1238 profile_branch(x, cond);
a61af66fc99e Initial load
duke
parents:
diff changeset
1239 move_to_phi(x->state());
a61af66fc99e Initial load
duke
parents:
diff changeset
1240 if (x->x()->type()->is_float_kind()) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1241 __ branch(lir_cond(cond), right->type(), x->tsux(), x->usux());
a61af66fc99e Initial load
duke
parents:
diff changeset
1242 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1243 __ branch(lir_cond(cond), right->type(), x->tsux());
a61af66fc99e Initial load
duke
parents:
diff changeset
1244 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1245 assert(x->default_sux() == x->fsux(), "wrong destination above");
a61af66fc99e Initial load
duke
parents:
diff changeset
1246 __ jump(x->default_sux());
a61af66fc99e Initial load
duke
parents:
diff changeset
1247 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1248
a61af66fc99e Initial load
duke
parents:
diff changeset
1249
a61af66fc99e Initial load
duke
parents:
diff changeset
1250 LIR_Opr LIRGenerator::getThreadPointer() {
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1251 #ifdef _LP64
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1252 return FrameMap::as_pointer_opr(r15_thread);
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1253 #else
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1254 LIR_Opr result = new_register(T_INT);
a61af66fc99e Initial load
duke
parents:
diff changeset
1255 __ get_thread(result);
a61af66fc99e Initial load
duke
parents:
diff changeset
1256 return result;
304
dc7f315e41f7 5108146: Merge i486 and amd64 cpu directories
never
parents: 196
diff changeset
1257 #endif //
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1258 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1259
a61af66fc99e Initial load
duke
parents:
diff changeset
1260 void LIRGenerator::trace_block_entry(BlockBegin* block) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1261 store_stack_parameter(LIR_OprFact::intConst(block->block_id()), in_ByteSize(0));
a61af66fc99e Initial load
duke
parents:
diff changeset
1262 LIR_OprList* args = new LIR_OprList();
a61af66fc99e Initial load
duke
parents:
diff changeset
1263 address func = CAST_FROM_FN_PTR(address, Runtime1::trace_block_entry);
a61af66fc99e Initial load
duke
parents:
diff changeset
1264 __ call_runtime_leaf(func, LIR_OprFact::illegalOpr, LIR_OprFact::illegalOpr, args);
a61af66fc99e Initial load
duke
parents:
diff changeset
1265 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1266
a61af66fc99e Initial load
duke
parents:
diff changeset
1267
a61af66fc99e Initial load
duke
parents:
diff changeset
1268 void LIRGenerator::volatile_field_store(LIR_Opr value, LIR_Address* address,
a61af66fc99e Initial load
duke
parents:
diff changeset
1269 CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1270 if (address->type() == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1271 address = new LIR_Address(address->base(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1272 address->index(), address->scale(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1273 address->disp(), T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1274 // Transfer the value atomically by using FP moves. This means
a61af66fc99e Initial load
duke
parents:
diff changeset
1275 // the value has to be moved between CPU and FPU registers. It
a61af66fc99e Initial load
duke
parents:
diff changeset
1276 // always has to be moved through spill slot since there's no
a61af66fc99e Initial load
duke
parents:
diff changeset
1277 // quick way to pack the value into an SSE register.
a61af66fc99e Initial load
duke
parents:
diff changeset
1278 LIR_Opr temp_double = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1279 LIR_Opr spill = new_register(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1280 set_vreg_flag(spill, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1281 __ move(value, spill);
a61af66fc99e Initial load
duke
parents:
diff changeset
1282 __ volatile_move(spill, temp_double, T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1283 __ volatile_move(temp_double, LIR_OprFact::address(address), T_LONG, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1284 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1285 __ store(value, address, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1286 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1287 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1288
a61af66fc99e Initial load
duke
parents:
diff changeset
1289
a61af66fc99e Initial load
duke
parents:
diff changeset
1290
a61af66fc99e Initial load
duke
parents:
diff changeset
1291 void LIRGenerator::volatile_field_load(LIR_Address* address, LIR_Opr result,
a61af66fc99e Initial load
duke
parents:
diff changeset
1292 CodeEmitInfo* info) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1293 if (address->type() == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1294 address = new LIR_Address(address->base(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1295 address->index(), address->scale(),
a61af66fc99e Initial load
duke
parents:
diff changeset
1296 address->disp(), T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1297 // Transfer the value atomically by using FP moves. This means
a61af66fc99e Initial load
duke
parents:
diff changeset
1298 // the value has to be moved between CPU and FPU registers. In
a61af66fc99e Initial load
duke
parents:
diff changeset
1299 // SSE0 and SSE1 mode it has to be moved through spill slot but in
a61af66fc99e Initial load
duke
parents:
diff changeset
1300 // SSE2+ mode it can be moved directly.
a61af66fc99e Initial load
duke
parents:
diff changeset
1301 LIR_Opr temp_double = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1302 __ volatile_move(LIR_OprFact::address(address), temp_double, T_LONG, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1303 __ volatile_move(temp_double, result, T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1304 if (UseSSE < 2) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1305 // no spill slot needed in SSE2 mode because xmm->cpu register move is possible
a61af66fc99e Initial load
duke
parents:
diff changeset
1306 set_vreg_flag(result, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1307 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1308 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1309 __ load(address, result, info);
a61af66fc99e Initial load
duke
parents:
diff changeset
1310 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1311 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1312
a61af66fc99e Initial load
duke
parents:
diff changeset
1313 void LIRGenerator::get_Object_unsafe(LIR_Opr dst, LIR_Opr src, LIR_Opr offset,
a61af66fc99e Initial load
duke
parents:
diff changeset
1314 BasicType type, bool is_volatile) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1315 if (is_volatile && type == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1316 LIR_Address* addr = new LIR_Address(src, offset, T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1317 LIR_Opr tmp = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1318 __ load(addr, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1319 LIR_Opr spill = new_register(T_LONG);
a61af66fc99e Initial load
duke
parents:
diff changeset
1320 set_vreg_flag(spill, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1321 __ move(tmp, spill);
a61af66fc99e Initial load
duke
parents:
diff changeset
1322 __ move(spill, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1323 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1324 LIR_Address* addr = new LIR_Address(src, offset, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1325 __ load(addr, dst);
a61af66fc99e Initial load
duke
parents:
diff changeset
1326 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1327 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1328
a61af66fc99e Initial load
duke
parents:
diff changeset
1329
a61af66fc99e Initial load
duke
parents:
diff changeset
1330 void LIRGenerator::put_Object_unsafe(LIR_Opr src, LIR_Opr offset, LIR_Opr data,
a61af66fc99e Initial load
duke
parents:
diff changeset
1331 BasicType type, bool is_volatile) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1332 if (is_volatile && type == T_LONG) {
a61af66fc99e Initial load
duke
parents:
diff changeset
1333 LIR_Address* addr = new LIR_Address(src, offset, T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1334 LIR_Opr tmp = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1335 LIR_Opr spill = new_register(T_DOUBLE);
a61af66fc99e Initial load
duke
parents:
diff changeset
1336 set_vreg_flag(spill, must_start_in_memory);
a61af66fc99e Initial load
duke
parents:
diff changeset
1337 __ move(data, spill);
a61af66fc99e Initial load
duke
parents:
diff changeset
1338 __ move(spill, tmp);
a61af66fc99e Initial load
duke
parents:
diff changeset
1339 __ move(tmp, addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1340 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1341 LIR_Address* addr = new LIR_Address(src, offset, type);
a61af66fc99e Initial load
duke
parents:
diff changeset
1342 bool is_obj = (type == T_ARRAY || type == T_OBJECT);
a61af66fc99e Initial load
duke
parents:
diff changeset
1343 if (is_obj) {
342
37f87013dfd8 6711316: Open source the Garbage-First garbage collector
ysr
parents: 29
diff changeset
1344 // Do the pre-write barrier, if any.
3249
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2169
diff changeset
1345 pre_barrier(LIR_OprFact::address(addr), LIR_OprFact::illegalOpr /* pre_val */,
e1162778c1c8 7009266: G1: assert(obj->is_oop_or_null(true )) failed: Error
johnc
parents: 2169
diff changeset
1346 true /* do_load */, false /* patch */, NULL);
0
a61af66fc99e Initial load
duke
parents:
diff changeset
1347 __ move(data, addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1348 assert(src->is_register(), "must be register");
a61af66fc99e Initial load
duke
parents:
diff changeset
1349 // Seems to be a precise address
a61af66fc99e Initial load
duke
parents:
diff changeset
1350 post_barrier(LIR_OprFact::address(addr), data);
a61af66fc99e Initial load
duke
parents:
diff changeset
1351 } else {
a61af66fc99e Initial load
duke
parents:
diff changeset
1352 __ move(data, addr);
a61af66fc99e Initial load
duke
parents:
diff changeset
1353 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1354 }
a61af66fc99e Initial load
duke
parents:
diff changeset
1355 }